Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

AT91SAM7A2-AI Datasheet(PDF) 40 Page - ATMEL Corporation

Part # AT91SAM7A2-AI
Description  AT91 ARM Thumb-based Microcontrollers
PDF  369 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ATMEL [ATMEL Corporation]
Direct Link  http://www.atmel.com
Logo ATMEL - ATMEL Corporation

AT91SAM7A2-AI Datasheet(HTML) 40 Page - ATMEL Corporation

Back Button AT91SAM7A2-AI Datasheet HTML 36Page - ATMEL Corporation AT91SAM7A2-AI Datasheet HTML 37Page - ATMEL Corporation AT91SAM7A2-AI Datasheet HTML 38Page - ATMEL Corporation AT91SAM7A2-AI Datasheet HTML 39Page - ATMEL Corporation AT91SAM7A2-AI Datasheet HTML 40Page - ATMEL Corporation AT91SAM7A2-AI Datasheet HTML 41Page - ATMEL Corporation AT91SAM7A2-AI Datasheet HTML 42Page - ATMEL Corporation AT91SAM7A2-AI Datasheet HTML 43Page - ATMEL Corporation AT91SAM7A2-AI Datasheet HTML 44Page - ATMEL Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 40 / 369 page
background image
40
PRELIMINARY
AT91SAM7A2
6021A–ATARM–07/04
Timings
Table 25 below and Table 26 on page 41 show the minimum and maximum timings for
external memory Read/Write cycles (valid over the recommended operating conditions)
for a capacitive load of 15 pF and 30 pF. These timings are represented on the relevant
waveform.
Table 25. Timings for Read Access
Read Access
Load = 15pf
Load = 30pf
MIN
TYP
MAX
MIN
TYP
MAX
tr
ADCRDV2
Address Change to Read Data Valid
(Read/Write Memory, 0 Wait State,
standard read)
t
CYCLE - 27 ns
t
CYCLE - 31 ns
tr
ADCRDV1
Address Change to Read Data Valid
(All other cases)
(1 + NWS) *
t
CYCLE - 15 ns
(1 + NWS) *
t
CYCLE - 17 ns
tr
CSLRDV
Chip Select Low to Read Data Valid
(1 + NWS) *
t
CYCLE - 14 ns
(1 + NWS) *
t
CYCLE - 16 ns
tr
OELRDV1
Output Enable Low to Read Data Valid
(standard read)
(0.5 + NWS) *
t
CYCLE - 12 ns
(0.5 + NWS) *
t
CYCLE - 13 ns
tr
OELRDV2
Output Enable Low to Read Data Valid
(early read)
(1 + NWS) *
t
CYCLE - 12 ns
(1 + NWS) *
t
CYCLE - 13 ns
tr
BSLRDV2
Byte Select Low to Read Data Valid
(Read/Write Memory, 0 Wait State,
standard read)
(1 + NWS) *
t
CYCLE - 26 ns
(1 + NWS) *
t
CYCLE - 31 ns
tr
BSLRDV1
Byte Select Low to Read Data Valid
(all other cases)
(1 + NWS) *
t
CYCLE - 16 ns
(1 + NWS) *
t
CYCLE - 18 ns
tr
DH
Data Hold-time from Address
Change/NCS High/NOE High
00
tr
DHZOEL1
Data Hi-Z to Output Enable Low
(previous is a write cycle - standard
read)
- 2 ns
- 3 ns
tr
DHZOEL2
Data Hi-Z to Output Enable Low
(previous is a write cycle - early read)
0.5 * t
CYCLE
- 1 ns
0.5 * t
CYCLE
- 3 ns
tr
DHZCSL
Data Hi-Z to Chip Select Low
(previous is a write cycle - standard)
0.5 * t
CYCLE +
1 ns
0.5 * t
CYCLE
+ 1 ns



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com