 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
ORLI10G Datasheet(PDF) 13 Page - Lattice Semiconductor |
|
|
|||||||||||||||||||||||||||||
ORLI10G Datasheet(HTML) 13 Page - Lattice Semiconductor |
|
|
13 / 80 page  Lattice Semiconductor ORCA ORLI10G Data Sheet 13 Figure 3. 10G (Single-Channel) and 2.5G (Quad-Channel) Modes DATA 128 OR 64 2.5G MODE RECEIVE PATH LVDS CLOCK LVDS DATA CORE FPGA RX_CLK8_OUT3 32 OR 16 4 DEMUX FPGA CORE LVDS DATA 16 RX_CLK_IN[0] RX_CLK_IN[3:1] RX[1:2]VCOP 2 DATA 10G MODE DIV BY 8 OR DIV BY 4 DIV BY 8 MUX LVDS 16 TX_CLK_IN CORE 128 OR 64 FPGA DATA UNUSED REFERENCE DATA TRANSMIT PATH DIV BY 8 OR DIV BY 4 1 1 LVDS CLOCK LVDS DATA RX_CLK8_OUT2 32 OR 16 4 DEMUX DATA DIV BY 8 OR DIV BY 4 1 1 LVDS CLOCK LVDS DATA RX_CLK8_OUT1 32 OR 16 4 DEMUX DATA DIV BY 8 OR DIV BY 4 1 1 LVDS CLOCK LVDS DATA RX_CLK8_OUT0 32 OR 16 4 DEMUX DATA DIV BY 8 OR DIV BY 4 1 1 RECEIVE PATH DEMUX CLOCK DIV BY 4 TX[1:2]VCOP 2 TX_CLK_OUT[3:0] |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
