Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

Preview PDF HTML

STA308A Datasheet(PDF) 31 Page - STMicroelectronics

Part # STA308A
Description  Multi-channel digital audio processor with DDX TM
PDF  63 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STA308A Datasheet(HTML) 31 Page - STMicroelectronics

Back Button STA308A Datasheet HTML 27Page - STMicroelectronics STA308A Datasheet HTML 28Page - STMicroelectronics STA308A Datasheet HTML 29Page - STMicroelectronics STA308A Datasheet HTML 30Page - STMicroelectronics STA308A Datasheet HTML 31Page - STMicroelectronics STA308A Datasheet HTML 32Page - STMicroelectronics STA308A Datasheet HTML 33Page - STMicroelectronics STA308A Datasheet HTML 34Page - STMicroelectronics STA308A Datasheet HTML 35Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 31 / 63 page
background image
STA308A
Registers
31/63
Setting the IDE bit enables this function, which looks at the input I2S data and will
automatically mute if the signals are perceived as invalid.
Detects loss of input MCLK in binary mode and will output 50% duty cycle.
Actively prevents double trigger of LRCLK.
When active will issue a device power down signal (EAPD) on clock loss detection
7.2.9
Configuration register I (0x08)
This feature utilizes an ADC on SDI78 that provides power supply ripple information for
correction. Registers PSC1, PSC2, PSC3 are utilized in this mode.
Bit
RW
RST
Name
Description
4RW
1
IDE
Invalid input detect mute enable:
1: enable the automatic invalid input detect mute
Bit
RW
RST
Name
Description
5
RW
1
BCLE
Binary output mode clock loss detection enable
Bit
RW
RST
Name
Description
6
RW
1
LDTE
LRCLK double trigger protection enable
Bit
RW
RST
Name
Description
7
RW
0
ECLE
Auto EAPD on clock loss
D7
D6
D5
D4
D3
D2
D1
D0
EAPD
PSCE
0
0
Bit
RW
RST
Name
Description
0
RW
0
PSCE
Power supply ripple correction enable:
0: normal operation
1: PSCorrect operation
Bit
RW
RST
Name
Description
7
RW
0
EAPD
External amplifier power down:
0: external power stage power down active
1: normal operation



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com