Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

R8C2K Datasheet(PDF) 317 Page - Renesas Technology Corp

Part # R8C2K
Description  RENESAS MCU R8C FAMILY / R8C/2x SERIES
PDF  471 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

R8C2K Datasheet(HTML) 317 Page - Renesas Technology Corp

Back Button R8C2K Datasheet HTML 313Page - Renesas Technology Corp R8C2K Datasheet HTML 314Page - Renesas Technology Corp R8C2K Datasheet HTML 315Page - Renesas Technology Corp R8C2K Datasheet HTML 316Page - Renesas Technology Corp R8C2K Datasheet HTML 317Page - Renesas Technology Corp R8C2K Datasheet HTML 318Page - Renesas Technology Corp R8C2K Datasheet HTML 319Page - Renesas Technology Corp R8C2K Datasheet HTML 320Page - Renesas Technology Corp R8C2K Datasheet HTML 321Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 317 / 471 page
background image
R8C/2K Group, R8C/2L Group
16. Timers
Rev.1.10
Dec 21, 2007
Page 300 of 450
REJ09B0406-0110
Figure 16.138 Registers TRDOER1 to TRDOER2 in PWM3 Mode
Timer RD Output Master Enable Register 1
Symbol
Address
After Reset
TRDOER1
013Bh
FFh
Bit Symbol
Bit Name
Function
RW
b3 b2
ED0
b1 b0
11
EA0
b7 b6 b5 b4
1111
EC0
RW
RW
EB0
RW
TRDIOA0 output disable bit
0 : Enable output
1 : Disable output (The TRDIOA0 pin is
used as a programmable I/O port.)
TRDIOB0 output disable bit
0 : Enable output
1 : Disable output (The TRDIOB0 pin is
used as a programmable I/O port.)
TRDIOD0 output disable bit
RW
TRDIOA1 output disable bit
RW
RW
Set these bits to 1 (programmable I/O port)
in PWM3 mode.
TRDIOC0 output disable bit
ED1
RW
EA1
EB1
RW
TRDIOD1 output disable bit
TRDIOB1 output disable bit
EC1
TRDIOC1 output disable bit
Timer RD Output Master Enable Register 2
Symbol
Address
After Reset
TRDOER2
013Ch
01111111b
Bit Symbol
Bit Name
Function
RW
INT0
_____
of pulse output forced
0 : Pulse output forced cutoff input disabled
1 : Pulse output forced cutoff input enabled
(All bits in the TRDOER1 register
are set to 1 (disable output) w hen “L” is
applied to the INT0
_____
pin.)
NOTE:
1.
b3 b2 b1 b0
b7 b6 b5 b4
Refer to 16.4.4 Pulse Output Forced Cutoff.
—
—
(b6-b0)
Nothing is assigned. If necessary, set to 0.
When read, the content is 1.
RW
PTO
cutoff signal input enabled
bit(1)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com