R8C2K datasheet(325/471 Pages) RENESAS

325 / 471 page

R8C/2K Group, R8C/2L Group

16. Timers

Rev.1.10

Dec 21, 2007

Page 308 of 450

REJ09B0406-0110

16.4.11 Timer RD Interrupt

Timer RD generates the timer RD interrupt request based on 6 sources for each channel. The timer RD interrupt

has 1 TRDiIC register (bits IR, and ILVL0 to ILVL2), and 1 vector for each channel. Table 16.49 lists the

Registers Associated with Timer RD Interrupt, and Figure 16.146 shows a Block Diagram of Timer RD

Interrupt.

Figure 16.146 Block Diagram of Timer RD Interrupt

As with other maskable interrupts, the timer RD interrupt is controlled by the combination of the I flag, IR bit,

bits ILVL0 to ILVL2, and IPL. However, since the interrupt source (timer RD interrupt) is generated by a

combination of multiple interrupt request sources, the following differences from other maskable interrupts

apply:

• When bits in the TRDSRi register corresponding to bits set to 1 in the TRDIERi register are set to 1 (enable

interrupt), the IR bit in the TRDiIC register is set to 1 (interrupt requested).

• When either bits in the TRDSRi register or bits in the TRDIERi register corresponding to bits in the

TRDSRi register, or both of them, are set to 0, the IR bit is set to 0 (interrupt not requested). Therefore,

even though the interrupt is not acknowledged after the IR bit is set to 1, the interrupt request will not be

maintained.

• When the conditions of other request sources are met, the IR bit remains 1.

• When multiple bits in the TRDIERi register are set to 1, which request source causes an interrupt is

determined by the TRDSRi register.

• Since each bit in the TRDSRi register is not automatically set to 0 even if the interrupt is acknowledged, set

each bit to 0 in the interrupt routine. For information on how to set these bits to 0, refer to the descriptions

of the registers used in the different modes (Figures 16.77, 16.92, 16.105, 16.117, 16.128, and 16.141).

Table 16.49

Registers Associated with Timer RD Interrupt

Timer RD

Status Register

Timer RD

Interrupt Enable Register

Timer RD

Interrupt Control Register

Channel 0

TRDSR0

TRDIER0

TRD0IC

Channel 1

TRDSR1

TRDIER1

TRD1IC

Timer RD interrupt request

(IR bit in TRDiIC register)

IMFA bit

IMIEA bit

IMFB bit

IMIEB bit

IMFC bit

IMIEC bit

IMFD bit

IMIED bit

UDF bit

OVF bit

OVIE bit

i = 0 or 1

IMFA, IMFB, IMFC, IMFD, OVF, UDF: Bits in TRDSRi register

IMIEA, IMIEB, IMIEC, IMIED, OVIE: Bits in TRDIER register

Channel i

R8C2K Datasheet(PDF) 325 Page - Renesas Technology Corp

R8C2K Datasheet(HTML) 325 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL