HD6432351 datasheet(239/1025 Pages) RENESAS

239 / 1025 page

Section 7 DMA Controller (DMAC)

Rev. 3.00 Sep 15, 2006 page 205 of 988

REJ09B0330-0300

7.2.4

DMA Control Register (DMACR)

DTSZ

R/W

DTID5

R/W

RPE

R/W

DTDIR

R/W

DTF3

R/W

DTF0

R/W

DTF2

R/W

DTF1

R/W

Bit

DMACR

Initial value

R/W

DMACR is an 8-bit readable/writable register that controls the operation of each DMAC channel.

DMACR is initialized to H'00 by a reset, and in standby mode.

Bit 7—Data Transfer Size (DTSZ): Selects the size of data to be transferred at one time.

Bit 7

DTSZ

Description

Byte-size transfer

(Initial value)

Word-size transfer

Bit 6—Data Transfer Increment/Decrement (DTID): Selects incrementing or decrementing of

MAR every data transfer in sequential mode or repeat mode.

In idle mode, MAR is neither incremented nor decremented.

Bit 6

DTID

Description

MAR is incremented after a data transfer

(Initial value)

• When DTSZ = 0, MAR is incremented by 1 after a transfer

• When DTSZ = 1, MAR is incremented by 2 after a transfer

MAR is decremented after a data transfer

• When DTSZ = 0, MAR is decremented by 1 after a transfer

• When DTSZ = 1, MAR is decremented by 2 after a transfer

HD6432351 Datasheet(PDF) 239 Page - Renesas Technology Corp

HD6432351 Datasheet(HTML) 239 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL