Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

Preview PDF HTML

HD6432351 Datasheet(PDF) 242 Page - Renesas Technology Corp

Part # HD6432351
Description  16-Bit Single-Chip Microcomputer
PDF  1025 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

HD6432351 Datasheet(HTML) 242 Page - Renesas Technology Corp

Back Button HD6432351 Datasheet HTML 238Page - Renesas Technology Corp HD6432351 Datasheet HTML 239Page - Renesas Technology Corp HD6432351 Datasheet HTML 240Page - Renesas Technology Corp HD6432351 Datasheet HTML 241Page - Renesas Technology Corp HD6432351 Datasheet HTML 242Page - Renesas Technology Corp HD6432351 Datasheet HTML 243Page - Renesas Technology Corp HD6432351 Datasheet HTML 244Page - Renesas Technology Corp HD6432351 Datasheet HTML 245Page - Renesas Technology Corp HD6432351 Datasheet HTML 246Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 242 / 1025 page
background image
Section 7 DMA Controller (DMAC)
Rev. 3.00 Sep 15, 2006 page 208 of 988
REJ09B0330-0300
Channel B:
Bit 3
DTF3
Bit 2
DTF2
Bit 1
DTF1
Bit 0
DTF0
Description
0
0
0
0
—
(Initial value)
1
Activated by A/D converter conversion end interrupt
1
0
Activated by
DREQ pin falling edge input*
1
Activated by
DREQ pin low-level input
1
0
0
Activated by SCI channel 0 transmission complete interrupt
1
Activated by SCI channel 0 reception complete interrupt
1
0
Activated by SCI channel 1 transmission complete interrupt
1
Activated by SCI channel 1 reception complete interrupt
1
0
0
0
Activated by TPU channel 0 compare match/input capture
A interrupt
1
Activated by TPU channel 1 compare match/input capture
A interrupt
1
0
Activated by TPU channel 2 compare match/input capture
A interrupt
1
Activated by TPU channel 3 compare match/input capture
A interrupt
1
0
0
Activated by TPU channel 4 compare match/input capture
A interrupt
1
Activated by TPU channel 5 compare match/input capture
A interrupt
1
0
—
1
—
Note:
* Detected as a low level in the first transfer after transfer is enabled.
The same factor can be selected for more than one channel. In this case, activation starts with the
highest-priority channel according to the relative channel priorities. For relative channel priorities,
see section 7.5.13, DMAC Multi-Channel Operation.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com