HD6432351 datasheet(298/1025 Pages) RENESAS

298 / 1025 page

Section 7 DMA Controller (DMAC)

Rev. 3.00 Sep 15, 2006 page 264 of 988

REJ09B0330-0300

7.5.10

DMAC Bus Cycles (Dual Address Mode)

Short Address Mode

Figure 7.19 shows a transfer example in which

TEND output is enabled and byte-size short

address mode transfer (sequential/idle/repeat mode) is performed from external 8-bit, 2-state

access space to internal I/O space.

DMA

read

Address bus

LWR

TEND

HWR

Bus release

Last transfer

cycle

DMA

write

DMA

dead

DMA

read

DMA

write

DMA

read

DMA

write

Bus release

Bus

release

Bus

release

Figure 7.19 Example of Short Address Mode Transfer

A one-byte or one-word transfer is performed for one transfer request, and after the transfer the

bus is released. While the bus is released one or more bus cycles are inserted by the CPU or DTC.

In the transfer end cycle (the cycle in which the transfer counter reaches 0), a one-state DMA dead

cycle is inserted after the DMA write cycle.

In repeat mode, when

TEND output is enabled, TEND output goes low in the transfer cycle in

which the transfer counter reaches 0.

HD6432351 Datasheet(PDF) 298 Page - Renesas Technology Corp

HD6432351 Datasheet(HTML) 298 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL