HD6432351 datasheet(301/1025 Pages) RENESAS

301 / 1025 page

Section 7 DMA Controller (DMAC)

Rev. 3.00 Sep 15, 2006 page 267 of 988

REJ09B0330-0300

Full Address Mode (Block Transfer Mode)

Figure 7.22 shows a transfer example in which

TEND output is enabled and word-size full address

mode transfer (block transfer mode) is performed from internal 16-bit, 1-state access space to

external 16-bit, 2-state access space.

DMA

read

Address bus

LWR

TEND

HWR

Bus release

Block transfer

Last block transfer

DMA

write

DMA

read

DMA

write

DMA

dead

DMA

read

DMA

write

DMA

read

DMA

write

DMA

dead

Bus

release

Bus

release

Figure 7.22 Example of Full Address Mode (Block Transfer Mode) Transfer

A one-block transfer is performed for one transfer request, and after the transfer the bus is

released. While the bus is released, one or more bus cycles are inserted by the CPU or DTC.

In the transfer end cycle of each block (the cycle in which the transfer counter reaches 0), a one-

state DMA dead cycle is inserted after the DMA write cycle.

One block is transmitted without interruption. NMI generation does not affect block transfer

operation.

HD6432351 Datasheet(PDF) 301 Page - Renesas Technology Corp

HD6432351 Datasheet(HTML) 301 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL