HD6432351 datasheet(304/1025 Pages) RENESAS

304 / 1025 page

Section 7 DMA Controller (DMAC)

Rev. 3.00 Sep 15, 2006 page 270 of 988

REJ09B0330-0300

DREQ

DREQ Level Activation Timing (Normal Mode)

Set the DTA bit for the channel for which the

DREQ pin is selected to 1.

Figure 7.25 shows an example of

DREQ level activated normal mode transfer.

[1]

[2] [5]

[3] [6]

[4] [7]

Note: In write data buffer mode, bus breaks from [2] to [7] may be hidden, and not visible.

Acceptance after transfer enabling; the

DREQ pin low level is sampled on the rising

edge of

φ, and the request is held.

The request is cleared at the next bus break, and activation is started in the DMAC.

The DMA cycle is started.

Acceptance is resumed after the write cycle is completed.

(As in [1], the

DREQ pin low level is sampled on the rising edge of φ, and the request is held.)

DMA

read

DMA

write

Address bus

DREQ

Idle

Write

Idle

Bus

release

DMA control

Channel

Write

Idle

Transfer

source

Bus

release

DMA

read

DMA

write

Bus

release

Request

Minimum of 2 cycles

[1]

[3]

[2]

Minimum of 2 cycles

[4]

[6]

[5]

[7]

Acceptance resumes

Transfer

destination

Transfer

source

Transfer

destination

Request

Read

Request clear period

Read

Request clear period

Figure 7.25 Example of

DREQ

DREQ Level Activated Normal Mode Transfer

DREQ pin sampling is performed every cycle, with the rising edge of the next φ cycle after the

end of the DMABCR write cycle for setting the transfer enabled state as the starting point.

When the

DREQ pin low level is sampled while acceptance by means of the DREQ pin is

possible, the request is held in the DMAC. Then, when activation is initiated in the DMAC, the

request is cleared. After the end of the write cycle, acceptance resumes,

DREQ pin low level

sampling is performed again, and this operation is repeated until the transfer ends.

HD6432351 Datasheet(PDF) 304 Page - Renesas Technology Corp

HD6432351 Datasheet(HTML) 304 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL