HD6432142 datasheet(311/1177 Pages) RENESAS

311 / 1177 page

Section 8 I/O Ports

Rev. 4.00 Sep 27, 2006 page 267 of 1130

REJ09B0327-0400

PAODR is initialized to H'00 by a reset and in hardware standby mode. It retains its prior state in

software standby mode.

Port A Input Data Register (PAPIN)

Bit

765

432

PA7PIN PA6PIN PA5PIN PA4PIN PA3PIN PA2PIN PA1PIN PA0PIN

Initial value

—*

Read/Write

Note:

Determined by the state of pins PA7 to PA0.

Reading PAPIN always returns the pin states.

8.11.3

Pin Functions

Port A pins also function as keyboard buffer controller I/O pins (PS2AC, PS2AD, PS2BC,

PS2BD, PS2CC, PS2CD), key-sense interrupt input pins (

KIN15 to KIN8), expansion A/D

converter input pins (CIN15 to CIN8), and address output pins (A23 to A16). The port A pin

functions are shown in table 8.23.

Table 8.23

Port A Pin Functions

Selection Method and Pin Functions

PA7/A23/PS2CD/

KIN15/CIN15

The pin function is switched as shown below according to the combination of

operating mode, the KBIOE bit in KBCR2H of the keyboard buffer controller,

the IOSE bit in SYSCR, and bit PA7DDR.

Operating

mode

Modes 1, 2 (EXPE = 0), 3

Mode 2 (EXPE = 1)

KBIOE

PA7DDR

—

IOSE

——

—

Pin function

PA7

input

PA7

output

PS2CD

output

PA7

input

A23

output

PA7

output

PS2CD

output

KIN15 input pin, CIN15 input pin, PS2CD input pin

When the IICS bit in STCR is set to 1, this pin functions as a bus buffer. This

pin can always be used as the PS2CD,

KIN15, or CIN15 input pin.

HD6432142 Datasheet(PDF) 311 Page - Renesas Technology Corp

HD6432142 Datasheet(HTML) 311 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL