SH7727 datasheet(55/1109 Pages) RENESAS

55 / 1109 page

Rev. 5.00 Dec 12, 2005 page lv of lxxii

Figure 9.11 Hardware Standby Mode Timing (CA = Low during WDT Operation

while Standby Mode is Cleared) ............................................................................ 256

Section 10 On-Chip Oscillation Circuits

Figure 10.1 Block Diagram of Clock Pulse Generator .............................................................. 259

Figure 10.2 Block Diagram of the WDT ................................................................................... 271

Figure 10.3 Writing to WTCNT and WTCSR........................................................................... 275

Figure 10.4 Points for Attention when Using Crystal Resonator............................................... 277

Figure 10.5 Points for Attention when Using PLL Oscillator Circuit ....................................... 278

Section 11 Extend Clock Pulse Generator for USB (EXCPG)

Figure 11.1 Block Diagram of EXCPG ..................................................................................... 279

Section 12 Bus State Controller (BSC)

Figure 12.1 Corresponding to Logical Address Space and Physical Address Space................. 285

Figure 12.2 Corresponding to Logical Address Space and Physical Address Space................. 289

Figure 12.3 Physical Space Allocation ...................................................................................... 291

Figure 12.4 Writing to RFCR, RTCSR, RTCNT, and RTCOR................................................. 315

Figure 12.5 Basic Timing of Basic Interface ............................................................................. 326

Figure 12.6 Example of 32-Bit Data-Width Static RAM Connection ....................................... 327

Figure 12.7 Example of 16-Bit Data-Width Static RAM Connection ....................................... 328

Figure 12.8 Example of 8-Bit Data-Width Static RAM Connection ......................................... 328

Figure 12.9 Basic Interface Wait Timing (Software Wait Only)............................................... 329

Figure 12.10 Basic Interface Wait State Timing (Wait State Insertion by

WAIT Signal

WAITSEL = 1)....................................................................................................... 330

Figure 12.11 Example of 64-Mbit Synchronous DRAM Connection (32-Bit Bus Width).......... 332

Figure 12.12 Example of 64-Mbit Synchronous DRAM (16-Bit Bus Width)............................. 333

Figure 12.13 Basic Timing for Synchronous DRAM Burst Read ............................................... 336

Figure 12.14 Synchronous DRAM Burst Read Wait Specification Timing ................................ 337

Figure 12.15 Basic Timing for Synchronous DRAM Single Read.............................................. 338

Figure 12.16 Basic Timing for Synchronous DRAM Burst Write .............................................. 339

Figure 12.17 Basic Timing for Synchronous DRAM Single Write............................................. 341

Figure 12.18 Auto-Refresh Operation ......................................................................................... 342

Figure 12.19 Synchronous DRAM Auto-Refresh Timing........................................................... 343

Figure 12.20 Synchronous DRAM Self-Refresh Timing ............................................................ 344

Figure 12.21 Synchronous DRAM Mode Write Timing ............................................................. 346

Figure 12.22 Burst ROM Wait Access Timing ........................................................................... 348

Figure 12.23 Burst ROM Basic Access Timing .......................................................................... 349

Figure 12.24 Example of PCMCIA Interface (If Internal PC Card Controller is not used.)........ 351

Figure 12.25 Basic Timing for PCMCIA Memory Card Interface.............................................. 353

Figure 12.26 Wait Timing for PCMCIA Memory Card Interface ............................................... 354

SH7727 Datasheet(PDF) 55 Page - Renesas Technology Corp