SH7727 datasheet(22/1109 Pages) RENESAS

22 / 1109 page

Rev. 5.00 Dec 12, 2005 page xxii of lxxii

Page

Previous Version

Revised Version

826

26.3.4 Port D Control Register (PDCR)

Bit (2n + 1)

Bit 2n

PDnMD1

PDnMD0

Pin Function

Other function (see table 26.1)

Port output (n = value other than 4 or 6), reserved (n = 4 or 6)

Port input (Pullup MOS: on)

Port input (Pullup MOS: off)

Bit (2n + 1)

Bit 2n

PDnMD1

PDnMD0

Pin Function

Other function (see table 26.1)

Port output (n = value other than 4 or 6), reserved (n = 4 or 6)

Port input (Pullup MOS: on)

(Initial value)

Port input (Pullup MOS: off)

838

26.3.13 SC Port Control Register

(SCPCR)

Bits 5, 4—SCP2 Mode 1, 0 (SCP2MD1,

SCP2MD0):

Bit 5

Bit 4

SCP2MD1

SCP2MD0

Pin Function

Transmit data output 1 (TxD1)

Receive data input 1 (RxD1)

(Initial value)

General output (SCPT[2] output pin)

Receive data input 1 (RxD1)

SCPT[2] input pin pullup (input pin)

Transmit data output 1 (TxD1)

General input (SCPT[2] input pin)

Transmit data output 1 (TxD1)

Note:

There is no combination of simultaneous I/O of SCPT[2] because one bit (SCP2DT) is

accessed using two pins of TxD1 and RxD1.

When the port input is set (bit SCPnMD1 is set to 1) and when the TE bit in SCSCR is set to 1, the

TxD1 pin is in the output state. When the TE bit is cleared to 0, the TxD1 pin is in the high-

impedance state.

Bit 5

Bit 4

SCP2MD1

SCP2MD0

Pin Function

Transmit data output 1 (TxD_SiO)

Receive data input 1 (RxD_SiO)

(Initial value)

General output (SCPT[2] output pin)

Receive data input 1 (RxD_SiO)

SCPT[2] input pin pullup (input pin)

Transmit data output 1 (TxD_SiO)

General input (SCPT[2] input pin)

Transmit data output 1 (TxD_SiO)

Note:

There is no combination of simultaneous I/O of SCPT[2] because one bit (SCP2DT) is

accessed using two pins of TxD_SiO and RxD_SiO.

When the port input is set (bit SCPnMD1 is set to 1) and when the TE bit in SCSCR is set to 1, the

TxD_SiO pin is in the output state. When the TE bit is cleared to 0, the TxD_SiO pin is in the

high-impedance state.

909

30.3.3 Usage Notes

Setting procedure when Using PC Card

Controller:

1. Set bit 0 (A6PCM) in bus control register

1 (BCR1) in the bus state controller to 1.

2. Set bit 4 (P0USE) in the area 6 general

control register in the PC card controller to

3. Set the pin function controller to custom

PC card pin functions (“other functions”).

1. Drive pin

ASEMD0 high.

2. Set bit 0 (A6PCM) in bus control register

1 (BCR1) in the bus state controller to 1.

3. Set bit 4 (P0USE) in the area 6 general

control register in the PC card controller to

4. Set the pin function controller to custom

PC card pin functions (“other functions”).

SH7727 Datasheet(PDF) 22 Page - Renesas Technology Corp

SH7727 Datasheet(HTML) 22 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL