SH7052 datasheet(137/919 Pages) RENESAS

137 / 919 page

111

7.4.2

Break on CPU Data Access Cycle

1. Register settings:

UBARH = H'0012

UBARL = H'3456

UBBR = H'006A

UBCR = H'0000

Conditions set:

Address: H'00123456

Bus cycle: CPU, data access, write, word

Interrupt requests enabled

A user break interrupt occurs when word data is written into address H'00123456.

2. Register settings:

UBARH = H'00A8

UBARL = H'0391

UBBR = H'0066

UBCR = H'0000

Conditions set:

Address: H'00A80391

Bus cycle: CPU, data access, read, word

Interrupt requests enabled

A user break interrupt does not occur because the word access was performed on an even

address.

7.4.3

Break on DMA Cycle

1. Register settings:

UBARH = H'0076

UBARL = H'BCDC

UBBR = H'00A7

UBCR = H'0000

Conditions set:

Address: H'0076BCDC

Bus cycle: DMA, data access, read, longword

Interrupt requests enabled

A user break interrupt occurs when longword data is read from address H'0076BCDC.

2. Register settings:

UBARH = H'0023

UBARL = H'45C8

UBBR = H'0094

UBCR = H'0000

Conditions set:

Address: H'002345C8

Bus cycle: DMA, instruction fetch, read

(operand size not included in conditions)

Interrupt requests enabled

A user break interrupt does not occur because no instruction fetch is performed in the DMA

cycle.

SH7052 Datasheet(PDF) 137 Page - Renesas Technology Corp

SH7052 Datasheet(HTML) 137 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL