Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

AT89C5131A-RDTUM Datasheet(PDF) 69 Page - ATMEL Corporation

Part # AT89C5131A-RDTUM
Description  8-bit Flash Microcontroller with Full Speed USB Device
PDF  188 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ATMEL [ATMEL Corporation]
Direct Link  http://www.atmel.com
Logo ATMEL - ATMEL Corporation

AT89C5131A-RDTUM Datasheet(HTML) 69 Page - ATMEL Corporation

Back Button AT89C5131A-RDTUM Datasheet HTML 65Page - ATMEL Corporation AT89C5131A-RDTUM Datasheet HTML 66Page - ATMEL Corporation AT89C5131A-RDTUM Datasheet HTML 67Page - ATMEL Corporation AT89C5131A-RDTUM Datasheet HTML 68Page - ATMEL Corporation AT89C5131A-RDTUM Datasheet HTML 69Page - ATMEL Corporation AT89C5131A-RDTUM Datasheet HTML 70Page - ATMEL Corporation AT89C5131A-RDTUM Datasheet HTML 71Page - ATMEL Corporation AT89C5131A-RDTUM Datasheet HTML 72Page - ATMEL Corporation AT89C5131A-RDTUM Datasheet HTML 73Page - ATMEL Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 69 / 188 page
background image
69
4337K–USB–04/08
AT89C5130A/31A-M
15. Serial I/O Port
The serial I/O port in the AT89C5130A/31A-M is compatible with the serial I/O port in the 80C52.
It provides both synchronous and asynchronous communication modes. It operates as an Uni-
versal Asynchronous Receiver and Transmitter (UART) in three full-duplex modes (modes 1, 2
and 3). Asynchronous transmission and reception can occur simultaneously and at different
baud rates.
Serial I/O port includes the following enhancements:
• Framing error detection
• Automatic address recognition
15.1
Framing Error Detection
Framing bit error detection is provided for the three asynchronous modes (modes 1, 2 and 3). To
enable the framing bit error detection feature, set SMOD0 bit in PCON register (see Figure 15-
1).
Figure 15-1. Framing Error Block Diagram
When this feature is enabled, the receiver checks each incoming data frame for a valid stop bit.
An invalid stop bit may result from noise on the serial lines or from simultaneous transmission by
two CPUs. If a valid stop bit is not found, the Framing Error bit (FE) in SCON register (See Table
15-1) bit is set.
Software may examine FE bit after each reception to check for data errors. Once set, only soft-
ware or a reset can clear FE bit. Subsequently received frames with valid stop bits cannot clear
FE bit. When FE feature is enabled, RI rises on stop bit instead of the last data bit (See Figure
15-2 and Figure 15-3).
Figure 15-2. UART Timings in Mode 1
RI
TI
RB8
TB8
REN
SM2
SM1
SM0/FE
IDL
PD
GF0
GF1
POF
-
SMOD0
SMOD1
To UART Framing Error Control
SM0 to UART Mode Control (SMOD0 = 0)
Set FE Bit if Stop Bit is 0 (framing error) (SMOD0 = 1)
SCON (98h)
PCON (87h)
Data Byte
RI
SMOD0 = X
Stop
Bit
Start
Bit
RXD
D7
D6
D5
D4
D3
D2
D1
D0
FE
SMOD0 = 1



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com