AT89C5131A-RDTUM datasheet(95/188 Pages) ATMEL

95 / 188 page

4337K–USB–04/08

AT89C5130A/31A-M

19.3

Functional Description

Figure 19-2 shows a detailed structure of the SPI module.

Figure 19-2. SPI Module Block Diagram

19.3.1

Operating Modes

The Serial Peripheral Interface can be configured as one of the two modes: Master mode or

Slave mode. The configuration and initialization of the SPI module is made through one register:

• The Serial Peripheral CONtrol register (SPCON)

Once the SPI is configured, the data exchange is made using:

• SPCON

• The Serial Peripheral STAtus register (SPSTA)

• The Serial Peripheral DATa register (SPDAT)

During an SPI transmission, data is simultaneously transmitted (shifted out serially) and

received (shifted in serially). A serial clock line (SCK) synchronizes shifting and sampling on the

two serial data lines (MOSI and MISO). A Slave Select line (SS) allows individual selection of a

Slave SPI device; Slave devices that are not selected do not interfere with SPI bus activities.

Don’t Use

No BRG

SPR2

SPR1

SPR0

Clock Rate

Baud Rate Divisor (BD)

Shift Register

Internal Bus

Control

Logic

MISO

MOSI

SCK

Clock

Logic

Clock

Divider

Clock

Select

/64

/128

SPI Interrupt Request

8-bit bus

1-bit signal

FCLK PERIPH

/32

/16

Receive Data Register

SPDAT

SPI

Control

SPSTA

CPHA

SPR0

SPR1

CPOL

MSTR

SSDIS

SPEN

SPR2

SPCON

WCOL

MODF

SPIF

SSERR

AT89C5131A-RDTUM Datasheet(PDF) 95 Page - ATMEL Corporation

AT89C5131A-RDTUM Datasheet(HTML) 95 Page - ATMEL Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL