Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

AT89C5131A-RDTUM Datasheet(PDF) 15 Page - ATMEL Corporation

Part # AT89C5131A-RDTUM
Description  8-bit Flash Microcontroller with Full Speed USB Device
PDF  188 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ATMEL [ATMEL Corporation]
Direct Link  http://www.atmel.com
Logo ATMEL - ATMEL Corporation

AT89C5131A-RDTUM Datasheet(HTML) 15 Page - ATMEL Corporation

Back Button AT89C5131A-RDTUM Datasheet HTML 11Page - ATMEL Corporation AT89C5131A-RDTUM Datasheet HTML 12Page - ATMEL Corporation AT89C5131A-RDTUM Datasheet HTML 13Page - ATMEL Corporation AT89C5131A-RDTUM Datasheet HTML 14Page - ATMEL Corporation AT89C5131A-RDTUM Datasheet HTML 15Page - ATMEL Corporation AT89C5131A-RDTUM Datasheet HTML 16Page - ATMEL Corporation AT89C5131A-RDTUM Datasheet HTML 17Page - ATMEL Corporation AT89C5131A-RDTUM Datasheet HTML 18Page - ATMEL Corporation AT89C5131A-RDTUM Datasheet HTML 19Page - ATMEL Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 15 / 188 page
background image
15
4337K–USB–04/08
AT89C5130A/31A-M
In order to optimize the power consumption, the oscillator inverter is inactive when the PLL out-
put is not selected for the USB device.
Figure 5-2.
Crystal Connection
5.3
PLL
5.3.1
PLL Description
The AT89C5130A/31A-M PLL is used to generate internal high frequency clock (the USB Clock)
synchronized with an external low-frequency (the Peripheral Clock). The PLL clock is used to
generate the USB interface clock. Figure 5-3 shows the internal structure of the PLL.
The PFLD block is the Phase Frequency Comparator and Lock Detector. This block makes the
comparison between the reference clock coming from the N divider and the reverse clock com-
ing from the R divider and generates some pulses on the Up or Down signal depending on the
edge position of the reverse clock. The PLLEN bit in PLLCON register is used to enable the
clock generation. When the PLL is locked, the bit PLOCK in PLLCON register (see Figure 5-3) is
set.
The CHP block is the Charge Pump that generates the voltage reference for the VCO by inject-
ing or extracting charges from the external filter connected on PLLF pin (see Figure 5-4). Value
of the filter components are detailed in the Section “DC Characteristics”.
The VCO block is the Voltage Controlled Oscillator controlled by the voltage VREF produced by
the charge pump. It generates a square wave signal: the PLL clock.
Figure 5-3.
PLL Block Diagram and Symbol
VSS
X1
X2
Q
C1
C2
PLLEN
PLLCON.1
N3:0
N divider
R divider
VCO
USB Clock
USBclk
OSC
clk
R
1
+
(
)
×
N
1
+
-----------------------------------------------
=
OSC
CLOCK
PFLD
PLOCK
PLLCON.0
PLLF
CHP
Vref
Up
Down
R3:0
USB
CLOCK
USB Clock Symbol



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com