AT91SAM9261 datasheet(25/43 Pages) ATMEL

25 / 43 page

6062KS–ATARM–15-Jan-09

AT91SAM9261 Preliminary

9.6

Power Management Controller

• The Power Management Controller provides:

– the Processor Clock PCK

– the Master Clock MCK

– the USB Clock USBCK (HCK0)

– the LCD Controller Clock LCDCK (HCK1)

– up to thirty peripheral clocks

– four programmable clock outputs: PCK0 to PCK3

Figure 9-3.

Power Management Controller Block Diagram

9.7

Periodic Interval Timer

• Includes a 20-bit Periodic Counter with less than 1 µs accuracy

• Includes a 12-bit Interval Overlay Counter

• Real time OS or Linux

®/WindowsCE® compliant tick generator

9.8

Watchdog Timer

• 12-bit key-protected only-once programmable counter

• Windowed, prevents the processor to be in a dead-lock on the watchdog access

9.9

Real-time Timer

• 32-bit Free-running backup counter

• Alarm Register capable to generate a wake-up of the system

MCK

periph_clk[2..21]

int

UDPCK

usb_suspend

SLCK

MAINCK

PLLACK

Prescaler

/1,/2,/4,...,/64

PCK

Processor

Clock

Controller

Idle Mode

Master Clock Controller

APB Peripherals

Clock Controller

ON/OFF

USB Clock Controller

ON/OFF

SLCK

MAINCK

PLLACK

Prescaler

/1,/2,/4,...,/64

Programmable Clock Controller

PLLBCK

Divider

/1,/2,/4

pck[0..3]

PLLBCK

UHPCK

Divider

/1,/2,/4

HCKx

AHB Peripherals

Clock Controller

ON/OFF

AT91SAM9261 Datasheet(PDF) 25 Page - ATMEL Corporation

AT91SAM9261 Datasheet(HTML) 25 Page - ATMEL Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43

Datasheet Download

Link URL