TLE8261E datasheet(73/82 Pages) INFINEON

73 / 82 page

Data Sheet

Rev. 1.0, 2009-03-31

TLE8261E

Serial Peripheral Interface

Figure 35

SPI Timing Diagram

Note: Numbers in drawing correlate to the last 2 digits of the Pos. number in the Electrical Characteristics table.

14.7.20 Input Signal Rise Time

at pin SDI, CLK and CSN

rIN

–

14.7.21 Input Signal Fall Time

at pin SDI, CLK and CSN

fIN

–

14.7.22 Delay Time for Mode

Change from Normal

Mode to Sleep Mode

fIN

––

µs

–

14.7.23 CSN High Time

CSN(high)

–

µs

Data Output Timing 1)

14.7.24 SDO Rise Time

rSDO

–30

CL = 100 pF

14.7.25 SDO Fall Time

fSDO

–30

CL = 100 pF

14.7.26 SDO Enable Time

ENSDO

–

low impedance

14.7.27 SDO Disable Time

DISSDO

–

high impedance

14.7.28 SDO Valid Time

VASDO

–

CL = 100 pF

1) Not subject to production test; specified by design

14.7

Electrical Characteristics (cont’d)

S = 5.5 V to 28 V; Tj = -40 °C to +150 °C; SBC Normal Mode; all voltages with respect to ground; positive current

defined flowing into pin; unless otherwise specified.

Pos.

Parameter

Symbol

Limit Values

Unit

Test Condition

Min.

Typ.

Max.

CSN

CLK

not defined

LSB

MSB

Flag

LSB

MSB

TLE8261E Datasheet(PDF) 73 Page - Infineon Technologies AG

TLE8261E Datasheet(HTML) 73 Page - Infineon Technologies AG

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82

Datasheet Download

Link URL