Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

S5LS20216BSPGETQ1R Datasheet(PDF) 49 Page - Texas Instruments

Part # S5LS20216BSPGETQ1R
Description  16/32-BIT RISC Flash Microcontroller
PDF  101 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

S5LS20216BSPGETQ1R Datasheet(HTML) 49 Page - Texas Instruments

Back Button S5LS20216BSPGETQ1R Datasheet HTML 45Page - Texas Instruments S5LS20216BSPGETQ1R Datasheet HTML 46Page - Texas Instruments S5LS20216BSPGETQ1R Datasheet HTML 47Page - Texas Instruments S5LS20216BSPGETQ1R Datasheet HTML 48Page - Texas Instruments S5LS20216BSPGETQ1R Datasheet HTML 49Page - Texas Instruments S5LS20216BSPGETQ1R Datasheet HTML 50Page - Texas Instruments S5LS20216BSPGETQ1R Datasheet HTML 51Page - Texas Instruments S5LS20216BSPGETQ1R Datasheet HTML 52Page - Texas Instruments S5LS20216BSPGETQ1R Datasheet HTML 53Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 49 / 101 page
background image
ETM
DMM TAP
RTP TAP
TDI
TDO
DAP
TPIU
debug scan chain #0
debug scan chain #1
CPU
POM
DMM
RTP
boundary scan interface
0
1
CoreSight
Boundary
Scan
TMS570LS20216, TMS570LS20206, TMS570LS10216
TMS570LS10206, TMS570LS10116, TMS570LS10106
www.ti.com
SPNS141 – MARCH 2010
4.7
ETM
The device contains an ARM Cortex™-R4F External Trace Macrocell (ETM-R4) with a 32bit data port. The
ETM-R4 module is connected to a Test Port Interface Unit (TPIU) with a 32bit data bus. The ETM-R4 is
CoreSight compliant and follows the ARM ETM v3 specification; for more details see ARM CoreSight™
ETM-R4 TRM specification Revr0p0. The ETM-R4 supports "half rate clocking" only.
The ETM clock source can be selected as either VCLK or the external ETMTRACECLKIN pin. The
selection is done by the EXTCTRLOUT[1:0] control bits of the TPIU; the default is '00'.
Table 4-12. ETMTRACECLKIN Selection
EXTCTRLOUT[1:0]
TPIU/TRACECLKIN
0
tied-low
1
VCLK
10
ETMTRACECLKIN
11
tied-zero
4.8
Debug Scan Chains
The device contains an ICEPICK module to access the debug scan chains. Debug scan chain #0 handles
the access to the CPU, to the ETM-R4 (External Trace Macrocell), to the POM (Parameter Overlay
Module) and to the TPIU (Test Port Interface Unit). Debug scan chain #1 handles the access to the Ram
Trace Port (RTP) and the Data Modification Module (DMM) which each incorporate a dedicated TAP (Test
Access Port) controller. Each module is selected via its scan chain number. The IcePick scan ID is
0x80206D05, which is the same number as the device ID.
Figure 4-1. Debug Scan Chains
Copyright © 2010, Texas Instruments Incorporated
Peripherals
49
Submit Documentation Feedback
Product Folder Link(s): TMS570LS20216 TMS570LS20206 TMS570LS10216 TMS570LS10206 TMS570LS10116
TMS570LS10106



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com