Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

MPC5200B Datasheet(PDF) 56 Page - Freescale Semiconductor, Inc

Part # MPC5200B
Description  SDRAM/DDR Memory Controller
PDF  72 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FREESCALE [Freescale Semiconductor, Inc]
Direct Link  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MPC5200B Datasheet(HTML) 56 Page - Freescale Semiconductor, Inc

Back Button MPC5200B_10 Datasheet HTML 52Page - Freescale Semiconductor, Inc MPC5200B_10 Datasheet HTML 53Page - Freescale Semiconductor, Inc MPC5200B_10 Datasheet HTML 54Page - Freescale Semiconductor, Inc MPC5200B_10 Datasheet HTML 55Page - Freescale Semiconductor, Inc MPC5200B_10 Datasheet HTML 56Page - Freescale Semiconductor, Inc MPC5200B_10 Datasheet HTML 57Page - Freescale Semiconductor, Inc MPC5200B_10 Datasheet HTML 58Page - Freescale Semiconductor, Inc MPC5200B_10 Datasheet HTML 59Page - Freescale Semiconductor, Inc MPC5200B_10 Datasheet HTML 60Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 56 / 72 page
background image
MPC5200B Data Sheet, Rev. 4
56
Freescale Semiconductor
1.3.18
IEEE 1149.1 (JTAG) AC Specifications
Figure 46. Timing Diagram—JTAG Clock Input
Figure 47. Timing Diagram—JTAG TRST
Table 51. JTAG Timing Specification
Sym
Characteristic
Min
Max
Unit
SpecID
—
TCK frequency of operation.
0
25
MHz
A17.1
1
TCK cycle time.
40
—
ns
A17.2
2
TCK clock pulse width measured at 1.5V.
1.08
—
ns
A17.3
3
TCK rise and fall times.
0
3
ns
A17.4
4TRST setup time to tck falling edge(1).
1 TRST is an asynchronous signal. The setup time is for test purposes only.
10
—
ns
A17.5
5TRST assert time.
5
—
ns
A17.6
6
Input data setup time(2).
2 Non-test, other than TDI and TMS, signal input timing with respect to TCK.
5
—
ns
A17.7
7
Input data hold time(2)
.
15
—
ns
A17.8
8
TCK to output data valid(3).
3 Non-test, other than TDO, signal output timing with respect to TCK.
030
ns
A17.9
9
TCK to output high impedance(3).
0
30
ns
A17.10
10
TMS, TDI data setup time.
5
—
ns
A17.11
11
TMS, TDI data hold time.
1
—
ns
A17.12
12
TCK to TDO data valid.
0
15
ns
A17.13
13
TCK to TDO high impedance.
0
15
ns
A17.14
TCK
VM
VM
VM
3
3
22
1
VM = Midpoint Voltage
Numbers shown reference Table 51.
TCK
TRST
5
4
Numbers shown reference Table 51.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com