Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

CS5451A Datasheet(PDF) 6 Page - Cirrus Logic

Part # CS5451A
Description  Six-channel, Delta-sigma Analog-to-digital Converter
PDF  14 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  CIRRUS [Cirrus Logic]
Direct Link  http://www.cirrus.com
Logo CIRRUS - Cirrus Logic

CS5451A Datasheet(HTML) 6 Page - Cirrus Logic

Back Button CS5451A Datasheet HTML 2Page - Cirrus Logic CS5451A Datasheet HTML 3Page - Cirrus Logic CS5451A Datasheet HTML 4Page - Cirrus Logic CS5451A Datasheet HTML 5Page - Cirrus Logic CS5451A Datasheet HTML 6Page - Cirrus Logic CS5451A Datasheet HTML 7Page - Cirrus Logic CS5451A Datasheet HTML 8Page - Cirrus Logic CS5451A Datasheet HTML 9Page - Cirrus Logic CS5451A Datasheet HTML 10Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 14 page
background image
CS5451A
6
DS635F3
SWITCHING CHARACTERISTICS
•
Min/Max characteristics and specifications are guaranteed over all Operating Conditions.
•
Typical characteristics and specifications are measured at nominal supply voltages and TA = 25 °C.
•
VA+ = VD+ = 3 V ±10%; VA- = -2 V ±10%; AGND = DGND = 0 V. All voltages with respect to 0 V.
•
Logic Levels: Logic 0 = 0 V, Logic 1 = VD+
Notes:
6.
Specified using 10% and 90% points on wave-form of interest. Output loaded with 50 pF.
7.
Device parameters are specified with XIN = 4.096 MHz.
8.
Device parameters are specified with OWRS = 1.
9.
After SE is asserted, the states of SDO and SCLK are FSO is undefined.
Parameter
Symbol
Min
Typ
Max
Unit
Rise Times
Any Digital Input (except XIN)
(Note 6)
XIN only
Any Digital Output
trise
-
-
-
-
-
50
1.0
10
-
µs
ns
ns
Fall Times
Any Digital Input (except XIN)
(Note 6)
XIN only
Any Digital Output
tfall
-
-
-
-
-
50
1.0
10
-
µs
ns
ns
Serial Port Timing
Serial Clock Frequency
OWRS = “0”
(Note 7)
OWRS = “1”
SCLK
SCLK
-
-
500
1000
-
-
kHz
kHz
Serial Clock
Pulse Width High
(Note 7 and 8)
Pulse Width Low
t1
t2
-
-
0.5
0.5
-
-
SCLK
SCLK
SCLK falling to New Data Bit
t3
-
-
50
ns
FSO Falling to SCLK Rising Delay
(Note 7 & 8)
t4
-0.5
-
SCLK
FSO Pulse Width
(Note 7 & 8)
t5
-1
-
SCLK
SE Rising to Output Enabled
(Note 9)
t6
-
-
50
ns
SE Falling to Output in Tri-state
t7
-
-
50
ns
t
7
t
2
t
1
t
3
4
t
5
t
MSB(V1)
MSB(V1) - 1
LSB(I3)
SE
6
t
SDO
SCLK
FSO
Figure 1. Serial Port Timing



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com