Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

P89LPC913 Datasheet(PDF) 31 Page - NXP Semiconductors

Part # P89LPC913
Description  8-bit microcontrollers with two-clock 80C51 core, 1 kB 3 V flash with 128-byte RAM
PDF  66 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NXP [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo NXP - NXP Semiconductors

P89LPC913 Datasheet(HTML) 31 Page - NXP Semiconductors

Back Button P89LPC913 Datasheet HTML 27Page - NXP Semiconductors P89LPC913 Datasheet HTML 28Page - NXP Semiconductors P89LPC913 Datasheet HTML 29Page - NXP Semiconductors P89LPC913 Datasheet HTML 30Page - NXP Semiconductors P89LPC913 Datasheet HTML 31Page - NXP Semiconductors P89LPC913 Datasheet HTML 32Page - NXP Semiconductors P89LPC913 Datasheet HTML 33Page - NXP Semiconductors P89LPC913 Datasheet HTML 34Page - NXP Semiconductors P89LPC913 Datasheet HTML 35Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 31 / 66 page
background image
P89LPC912_913_914_5
© NXP B.V. 2007. All rights reserved.
Product data sheet
Rev. 05 — 28 September 2007
31 of 66
NXP Semiconductors
P89LPC912/913/914
8-bit microcontrollers with two-clock 80C51 core
8.7 CCLK wake-up delay
The P89LPC912/913/914 has an internal wake-up timer that delays the clock until it
stabilizes depending on the clock source used. If the clock source is any of the three
crystal selections (P89LPC912, P89LPC913) the delay is 992 OSCCLK cycles plus 60
µs
to 100
µs. If the clock source is either the internal RC oscillator, watchdog oscillator, or
external clock, the delay is 224 OSCCLK cycles plus 60
µsto100 µs.
8.8 CCLK modification: DIVM register
The OSCCLK frequency can be divided down up to 510 times by configuring a dividing
register, DIVM, to generate CCLK. This feature makes it possible to temporarily run the
CPU at a lower rate, reducing power consumption. By dividing the clock, the CPU can
retain the ability to respond to events that would not exit Idle mode by executing its normal
program at a lower rate. This can also allow bypassing the oscillator start-up time in cases
where Power-down mode would otherwise be used. The value of DIVM may be changed
by the program at any time without interrupting code execution.
8.9 Low power select
The P89LPC912 and P89LPC913 are designed to run at 18 MHz (CCLK) maximum.
However, if CCLK is 8 MHz or slower, the CLKLP SFR bit (AUXR1.7) can be set to logic 1
to lower the power consumption further. On any reset, CLKLP is logic 0 allowing highest
performance access. This bit can then be set in software if CCLK is running at 8 MHz or
slower.
8.10 Memory organization
The various P89LPC912/913/914 memory spaces are as follows:
Fig 12. Block diagram of oscillator control (P89LPC914)
CPU
WDT
SPI
DIVM
÷2
oscclk
cclk
pclk
pclk
rcclk
002aaa483
(7.3728 MHz
± 1 %)
(400 kHz
+ 30 % − 20 %)
RC
OSCILLATOR
WATCHDOG
OSCILLATOR
TIMER 0/
TIMER 1
BAUDRATE
GENERATOR
UART
RTC



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com