HT68F03 datasheet(99/139 Pages) HOLTEK

99 / 139 page

HT66F03/HT66F04/HT68F03/HT68F04

Rev. 1.00

April 16, 2010

· ACERL Register

¨ HT66F03/HT66F04

Bit

76543210

Name

¾¾¾¾

ACE3

ACE2

ACE1

ACE0

R/W

¾¾¾¾

R/W

POR

¾¾¾¾

1111

Bit 7~4

unimplemented, read as

²0²

Bit 3

ACE3: Define PA3 is A/D input or not

0: Not A/D input

1: A/D input, AN3

Bit 2

ACE2: Define PA2 is A/D input or not

0: Not A/D input

1: A/D input, AN2

Bit 1

ACE1: Define PA1 is A/D input or not

0: Not A/D input

1: A/D input, AN1

Bit 0

ACE0: Define PA0 is A/D input or not

0: Not A/D input

1: A/D input, AN0

A/D Operation

The START bit in the ADCR0 register is used to start

and reset the A/D converter. When the microcontroller

sets this bit from low to high and then low again, an ana-

log to digital conversion cycle will be initiated. When the

START bit is brought from low to high but not low again,

the EOCB bit in the ADCR0 register will be set high and

the analog to digital converter will be reset. It is the

START bit that is used to control the overall start opera-

tion of the internal analog to digital converter.

The EOCB bit in the ADCR0 register is used to indicate

when the analog to digital conversion process is com-

plete. This bit will be automatically set to

²0² by the

microcontroller after a conversion cycle has ended. In

addition, the corresponding A/D interrupt request flag

will be set in the interrupt control register, and if the inter-

rupts are enabled, an appropriate internal interrupt sig-

nal will be generated. This A/D internal interrupt signal

will direct the program flow to the associated A/D inter-

nal interrupt address for processing. If the A/D internal

interrupt is disabled, the microcontroller can be used to

poll the EOCB bit in the ADCR0 register to check

whether it has been cleared as an alternative method of

detecting the end of an A/D conversion cycle.

The clock source for the A/D converter, which originates

from the system clock fSYS, can be chosen to be either

fSYS or a subdivided version of fSYS. The division ratio

value is determined by the ADCK2~ADCK0 bits in the

ADCR1 register.

Although the A/D clock source is determined by the sys-

tem clock fSYS, and by bits ADCK2~ADCK0, there are

some limitations on the maximum A/D clock source

speed that can be selected. As the minimum value of per-

missible A/D clock period, tADCK,is0.5

ms, care must be

taken for system clock frequencies equal to or greater

than 4MHz. For example, if the system clock operates at

a frequency of 4MHz, the ADCK2~ADCK0 bits should

not be set to

²000². Doing so will give A/D clock periods

that are less than the minimum A/D clock period which

may result in inaccurate A/D conversion values. Refer to

the following table for examples, where values marked

with an asterisk * show where, depending upon the de-

vice, special care must be taken, as the values may be

less than the specified minimum A/D Clock Period.

HT68F03 Datasheet(PDF) 99 Page - Holtek Semiconductor Inc

HT68F03 Datasheet(HTML) 99 Page - Holtek Semiconductor Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL