Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

Preview PDF HTML

ADS8331IPWR Datasheet(PDF) 7 Page - Texas Instruments

Click here to check the latest version.
Part # ADS8331IPWR
Description  Low-Power, 16-Bit, 500kSPS, 4-/8-Channel Unipolar Input ANALOG-TO-DIGITAL CONVERTERS with Serial Interface
PDF  43 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

ADS8331IPWR Datasheet(HTML) 7 Page - Texas Instruments

Back Button ADS8331IPWR Datasheet HTML 3Page - Texas Instruments ADS8331IPWR Datasheet HTML 4Page - Texas Instruments ADS8331IPWR Datasheet HTML 5Page - Texas Instruments ADS8331IPWR Datasheet HTML 6Page - Texas Instruments ADS8331IPWR Datasheet HTML 7Page - Texas Instruments ADS8331IPWR Datasheet HTML 8Page - Texas Instruments ADS8331IPWR Datasheet HTML 9Page - Texas Instruments ADS8331IPWR Datasheet HTML 10Page - Texas Instruments ADS8331IPWR Datasheet HTML 11Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 43 page
background image
ADS8331
ADS8332
www.ti.com
SBAS363 – DECEMBER 2009
TIMING CHARACTERISTICS: VA = 2.7V
At TA = –40°C to +85°C, VA = 2.7V, and VBD = 1.65V, unless otherwise noted.
(1) (2)
PARAMETER
MIN
TYP
MAX
UNIT
External, fCCLK = 1/2 fSCLK
0.5
10.5
MHz
fCCLK Frequency, conversion clock, CCLK
Internal
10.5
11
12.2
MHz
tSU1
Setup time, rising edge of CS to EOC
1
CCLK
tH1
Hold time, rising edge of CS to EOC
25
ns
tWL1
Pulse duration, CONVST low
40
ns
tWH1
Pulse duration, CS high
40
ns
tSU2
Setup time, rising edge of CS to EOS
25
ns
tH2
Hold time, rising edge of CS to EOS
25
ns
tSU3
Setup time, falling edge of CS to first falling edge of SCLK
14
ns
tWL2
Pulse duration, SCLK low
17
tSCLK – 17
ns
tWH2
Pulse duration, SCLK high
12
tSCLK – 12
ns
I/O clock only
40
ns
I/O and conversion clocks
47.6
1000
ns
tSCLK Cycle time, SCLK
I/O clock, daisy-chain mode
40
ns
I/O and conversion clocks,
47.6
1000
ns
daisy-chain mode
tD1
Delay time, falling edge of SCLK to SDO invalid
10pF load
8
ns
tD2
Delay time, falling edge of SCLK to SDO valid
10pF load
35
ns
tD3
Delay time, falling edge of CS to SDO valid, SDO MSB output
10pF load
35
ns
tSU4
Setup time, SDI to falling edge of SCLK
8
ns
tH3
Hold time, SDI to falling edge of SCLK
8
ns
tD4
Delay time, rising edge of CS to SDO 3-state
10
ns
tSU5
Setup time, last falling edge of SCLK before rising edge of CS
10
ns
tD5
Delay time, falling edge of CS to deactivation of INT
40
ns
tD6
Delay time, CDI to SDO in daisy-chain mode
10pF load
35
ns
(1)
All input signals are specified with tr = tf = 1.5ns (10% to 90% of VBD) and timed from a voltage level of (VIL + VIH)/2.
(2)
See the Timing Diagrams section.
Copyright © 2009, Texas Instruments Incorporated
Submit Documentation Feedback
7
Product Folder Link(s): ADS8331 ADS8332



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com