Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

Preview PDF HTML

CDCM61002 Datasheet(PDF) 13 Page - Texas Instruments

Click here to check the latest version.
Part # CDCM61002
Description  Two Output, Integrated VCO, Low-Jitter Clock Generator
PDF  35 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

CDCM61002 Datasheet(HTML) 13 Page - Texas Instruments

Back Button CDCM61002 Datasheet HTML 9Page - Texas Instruments CDCM61002 Datasheet HTML 10Page - Texas Instruments CDCM61002 Datasheet HTML 11Page - Texas Instruments CDCM61002 Datasheet HTML 12Page - Texas Instruments CDCM61002 Datasheet HTML 13Page - Texas Instruments CDCM61002 Datasheet HTML 14Page - Texas Instruments CDCM61002 Datasheet HTML 15Page - Texas Instruments CDCM61002 Datasheet HTML 16Page - Texas Instruments CDCM61002 Datasheet HTML 17Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 13 / 35 page
background image
CDCM61002
www.ti.com
SCAS870D – FEBRUARY 2009 – REVISED JULY 2010
Table 3. Generic Configuration (continued)
OUTPUT
INPUT FREQUENCY
PRESCALER
FEEDBACK
VCO FREQUENCY
FREQUENCY
RANGE (MHz)
DIVIDER
DIVIDER
RANGE (MHz)
OUTPUT DIVIDER
RANGE (MHz)
24.305 to 28.47
3
24
1750 to 2050
3
194.44 to 227.76
24.305 to 28.47
3
24
1750 to 2050
2
291.66 to 341.64
24.305 to 28.47
3
24
1750 to 2050
1
583.32 to 683.28
Table 4. Programmable Prescaler and Feedback Divider Settings
CONTROL INPUTS
PFD FREQUENCY
PRESCALER
FEEDBACK
PR1
PR0
DIVIDER
DIVIDER
MINIMUM
MAXIMUM
0
0
3
24
24.305
28.47
0
1
5
15
23.33
27.33
1
0
3
25
23.33
27.33
1
1
4
20
21.875
25.62
Table 5. Programmable Output Divider
CONTROL INPUTS
OD2
OD1
OD0
OUTPUT DIVIDER
0
0
0
1
0
0
1
2
0
1
0
3
0
1
1
4
1
0
0
Reserved
1
0
1
6
1
1
0
Reserved
1
1
1
8
Table 6. Programmable Output Type
CONTROL INPUTS
OS1
OS0
OUTPUT TYPE
0
0
LVCMOS, OSC_OUT Off
0
1
LVDS, OSC_OUT Off
1
0
LVPECL, OSC_OUT Off
1
1
LVPECL, OSC_OUT On
Table 7. Output Enable
CONTROL INPUT
OPERATING
CE
CONDITION
OUTPUT
0
Power Down
Hi-Z
1
Normal
Active
Table 8. Reset
CONTROL INPUT
OPERATING
RSTN
CONDITION
OUTPUT
0
Device Reset
Hi-Z
0
→ 1
PLL Recalibration
Hi-Z
1
Normal
Active
Copyright © 2009–2010, Texas Instruments Incorporated
Submit Documentation Feedback
13
Product Folder Link(s): CDCM61002



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com