Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

Preview PDF HTML

MSP430F5529 Datasheet(PDF) 64 Page - Texas Instruments

Click here to check the latest version.
Part # MSP430F5529
Description  MIXED SIGNAL MICROCONTROLLER
PDF  115 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

MSP430F5529 Datasheet(HTML) 64 Page - Texas Instruments

Back Button MSP430F5529 Datasheet HTML 60Page - Texas Instruments MSP430F5529 Datasheet HTML 61Page - Texas Instruments MSP430F5529 Datasheet HTML 62Page - Texas Instruments MSP430F5529 Datasheet HTML 63Page - Texas Instruments MSP430F5529 Datasheet HTML 64Page - Texas Instruments MSP430F5529 Datasheet HTML 65Page - Texas Instruments MSP430F5529 Datasheet HTML 66Page - Texas Instruments MSP430F5529 Datasheet HTML 67Page - Texas Instruments MSP430F5529 Datasheet HTML 68Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 64 / 115 page
background image
MSP430F551x
MSP430F552x
SLAS590D – OCTOBER 2009 – REVISED APRIL 2010
www.ti.com
Timer_A
over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)
PARAMETER
TEST CONDITIONS
VCC
MIN
TYP
MAX
UNIT
Internal: SMCLK, ACLK
1.8 V/
fTA
Timer_A input clock frequency
External: TACLK
25
MHz
3.0 V
Duty cycle = 50% ± 10%
All capture inputs.
1.8 V/
tTA,cap
Timer_A capture timing
Minimum pulse width required for
20
ns
3.0 V
capture.
Timer_B
over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)
PARAMETER
TEST CONDITIONS
VCC
MIN
TYP
MAX
UNIT
Internal: SMCLK, ACLK
1.8 V/
fTB
Timer_B input clock frequency
External: TBCLK
25
MHz
3.0 V
Duty cycle = 50% ± 10%
All capture inputs.
1.8 V/
tTB,cap
Timer_B capture timing
Minimum pulse width required for
20
ns
3.0 V
capture.
USCI (UART Mode) - recommended operating conditions
PARAMETER
CONDITIONS
VCC
MIN
TYP
MAX
UNIT
Internal: SMCLK, ACLK
fUSCI
USCI input clock frequency
External: UCLK
fSYSTEM
MHz
Duty cycle = 50% ± 10%
BITCLK clock frequency
fBITCLK
1
MHz
(equals baud rate in MBaud)
USCI (UART Mode)
over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)
PARAMETER
TEST CONDITIONS
VCC
MIN
TYP
MAX
UNIT
2.2 V
50
600
tt
UART receive deglitch time(1)
ns
3 V
50
600
(1)
Pulses on the UART receive input (UCxRX) shorter than the UART receive deglitch time are suppressed. To ensure that pulses are
correctly recognized their width should exceed the maximum specification of the deglitch time.
64
Submit Documentation Feedback
Copyright © 2009–2010, Texas Instruments Incorporated



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com