| Electronic Components Datasheet Search |
|
MAX9181EXT Datasheet(PDF) 6 Page - Maxim Integrated Products |
|
|
|||||||||||||||||||||||||||||
MAX9181EXT Datasheet(HTML) 6 Page - Maxim Integrated Products |
|
6 / 8 page ![]() Applications Information Supply Bypassing Bypass VCC with a high-frequency surface-mount ceramic 0.01µF capacitor as close to the device as possible. Differential Traces Input and output trace characteristics affect the perfor- mance of the MAX9181. Use controlled-impedance dif- ferential traces. Ensure that noise couples as common mode by running the traces within a differential pair close together. Maintain the distance within a differential pair to avoid discontinuities in differential impedance. Avoid 90° turns and minimize the number of vias to further prevent impedance discontinuities. Cables and Connectors The LVDS standards define signal levels for intercon- nect with a differential characteristic impedance and termination of 100Ω. Interconnects with a characteristic impedance and termination of 90Ω to 132Ω impedance are allowed, but produce different signal levels (see Termination). LVPECL signals are typically specified for 50Ω single- ended characteristic impedance interconnect terminat- ed through 50Ω to VCC - 2V. Use cables and connectors that have matched differen- tial impedance to minimize impedance discontinuities. Termination For point-to-point LVDS links, the termination resistor should be located at the LVDS receiver input and match the differential characteristic impedance of the transmission line. Each line of a differential LVPECL link should be termi- nated through 50Ω to VCC - 2V or be replaced by the Thevinin equivalent. The LVDS output voltage level depends upon the differ- ential characteristic impedance of the interconnect and the value of the termination resistance. The MAX9181 is guaranteed to produce LVDS output levels into 100Ω. With the typical 3.6mA output current, the MAX9181 pro- duces an output voltage of 360mV when driving a 100Ω transmission line terminated with a 100Ω termination resistor (3.6mA ✕ 100Ω = 360mV). For typical output lev- els with different loads, see the Differential Output Voltage vs. Load Resistor curve in the Typical Operating Characterics. Chip Information TRANSISTOR COUNT: 401 PROCESS: CMOS Low-Jitter, Low-Noise LVPECL-to-LVDS Level Translator in an SC70 Package 6 _______________________________________________________________________________________ |
|
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |