| Electronic Components Datasheet Search |
|
TLE4990 Datasheet(PDF) 7 Page - Infineon Technologies AG |
|
|
|||||||||||||||||||||||||||||
TLE4990 Datasheet(HTML) 7 Page - Infineon Technologies AG |
|
7 / 24 page ![]() TLE4990 Programmable Linear Hall Sensor Functional Description Data Sheet 7 V 2.4, 2005-11 General The linear Hall IC TLE4990 has been designed specifically to meet the demands of highly accurate rotation and position detection, as well as for current measurement applications. The sensor provides a ratiometric analog output voltage which is ideally suited for A/D conversion with the supply voltage as a reference. The IC is produced in BiCMOS technology with high voltage capability and also providing reverse polarity protection. Zero-field Output Voltage ( Vzero) The output voltage with no magnetic field present is called the zero field voltage Vzero. It is programmable within the range of 3% to 19% of VDD (for Bipolar bit = 0) and 40% to 60% of VDD (for Bipolar bit = 1) by 10 ODAC bits with a resolution of 1.0 mV to 1.2 mV. Magnetic Sensitivity (S) The magnetic sensitivity is set in two steps: First the “coarse gain” is selected out of 8 values (3 PRE bits). Then the “fine gain” is adjusted by another 10 GDAC bits. The resulting range of sensitivity extends from 15 mV/mT to 180 mV/mT at the nominal supply voltage of 5 V. Note that as the sensitivity is ratiometric, it will also depend linearly on the supply voltage. The sensitivity of the -E6782 version is programmed during production. It is calibrated to a value of 20 mV/mT at the nominal supply voltage of 5 V. Temperature Gain Compensation The temperature compensation of the sensitivity is programmed during production. The value of +350 ppm/°C to provides an excellent accuracy for the use of a SmCo permanent magnet. Stability is achieved by the dynamic offset cancellation technique to eliminate any spurious mechanical or temperature effects. Clamping Option It is possible to reduce the output voltage swing from its original 3%... 97% VDD to a limited swing of 10% ... 90% VDD by setting the clamping bit. This allows to detect a broken wire. In this case the output voltage is tied to ≤ 6% or ≥ 94% of VDD. Note: The -E6782 version has this feature disabled. |
|
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |