PPC8567CVTAQJGA datasheet(30/139 Pages) FREESCALE

30 / 139 page

MPC8568E/MPC8567E PowerQUICC III Integrated Processor Hardware Specifications, Rev. 1

Freescale Semiconductor

Ethernet Interface and MII Management

Timing diagrams for FIFO appear in Figure 7 and Figure 8.

Figure 7. FIFO Transmit AC Timing Diagram

Figure 8. FIFO Receive AC Timing Diagram

8.2.2

GMII AC Timing Specifications

This section describes the GMII transmit and receive AC timing specifications.

8.2.2.1

GMII Transmit AC Timing Specifications

Table 27 provides the GMII transmit AC timing specifications.

Table 27. GMII Transmit AC Timing Specifications

At recommended operating conditions with LVDD of 3.3 V ± 5%.

Parameter/Condition

Symbol 1

Min

Typ

Max

Unit

GTX_CLK clock period

tGTX

—8.0

—

GTX_CLK duty cycle

tGTXH/tGTX

—

GMII data TXD[7:0], TX_ER, TX_EN setup time

tGTKHDV

2.5

—

GTX_CLK to GMII data TXD[7:0], TX_ER, TX_EN delay

tGTKHDX

0.5

—

5.0

GTX_CLK data clock rise time (20%-80%)

tGTXR

—1.0

2.0

GTX_CLK data clock fall time (80%-20%)

tGTXF

—1.0

2.0

EC_GTX_CLK125 clock rise time (20%-80%)

tG125R

—1.0

2.0

EC_GTX_CLK125 clock fall time (80%-20%)

tG125F

—1.0

2.0

tFIT

tFITH

tFITF

tFITDX

TXD[7:0]

TX_EN

GTX_CLK

TX_ER

tFITDV

tFITR

tFIR

tFIRH

tFIRF

tFIRR

RX_CLK

RXD[7:0]

RX_DV

RX_ER

valid data

tFIRDX

tFIRDV

PPC8567CVTAQJGA Datasheet(PDF) 30 Page - Freescale Semiconductor, Inc

PPC8567CVTAQJGA Datasheet(HTML) 30 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL