Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

LC72709W Datasheet(PDF) 5 Page - Sanyo Semicon Device

Part # LC72709W
Description  FM Multiplex Reception IC for Mobile Systems
PDF  16 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  SANYO [Sanyo Semicon Device]
Direct Link  https://www.sanyo-av.com/us/
Logo SANYO - Sanyo Semicon Device

LC72709W Datasheet(HTML) 5 Page - Sanyo Semicon Device

  LC72709W Datasheet HTML 1Page - Sanyo Semicon Device LC72709W Datasheet HTML 2Page - Sanyo Semicon Device LC72709W Datasheet HTML 3Page - Sanyo Semicon Device LC72709W Datasheet HTML 4Page - Sanyo Semicon Device LC72709W Datasheet HTML 5Page - Sanyo Semicon Device LC72709W Datasheet HTML 6Page - Sanyo Semicon Device LC72709W Datasheet HTML 7Page - Sanyo Semicon Device LC72709W Datasheet HTML 8Page - Sanyo Semicon Device LC72709W Datasheet HTML 9Page - Sanyo Semicon Device Next Button
Zoom Inzoom in Zoom Outzoom out
 5 / 16 page
background image
No. 5876-5/16
LC72709E, 72709W
Continued from preceding page.
Pin No.
Pin Name
Function
I/O
Circuit type
LC72709E LC72709W
Output
VDDA
VSSA
VDDD
VSSD
54
50
3, 14, 35,
15, 34, 62
37
34
2, 10, 24
11,23, 43
Analog system power supply
Analog system ground
Digital system power supply (4.5 to 5.5 V)
Digital system ground
—
—
—
—
NC
1, 4, 8,
12, 16,
17, 21,
25, 28,
32, 33,
37, 41,
45, 48,
49, 53,
56, 60,
64
–
Not connection
Note: A capacitor of at least 2000 pF must be inserted between VDDD and VSSD when using this IC.
VREF
35
Reference voltage output (Vdda/2)
51
Data I/O Techniques
• CCB Technique
Sanyo audio ICs input and output data using the Sanyo CCB (computer control bus) standard, which is a serial bus
format. This IC uses an 8-bit address CCB and uses the following addresses.
• Data Input Timing
I/O mode
Address
Function
B0
B1
B2
B3
A0
A1
A2
A3
Input
0
1
0
1
1
1
1
1
16-bit control data input
Output
1
1
0
1
1
1
1
1
Data output for the input clock (CL)
Input
0
0
1
1
1
1
1
1
Data input (in 8-bit units) for the layer 4 CRC check circuit
Internal data latching
A10595
• Data Output Timing
A10596
Note:The DO pin is normally left open.
Since the DO pin is an n-channel open drain pin, the time required for the data to change from the low level to the high level depends on the value of
the pull-up resistor.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com