Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

Preview PDF HTML

LPC1850 Datasheet(PDF) 64 Page - NXP Semiconductors

Part # LPC1850
Description  32-bit ARM Cortex-M3 MCU; up to 200 kB SRAM; Ethernet, two High-speed USB, LCD, and external memory controller
PDF  142 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NXP [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo NXP - NXP Semiconductors

LPC1850 Datasheet(HTML) 64 Page - NXP Semiconductors

Back Button LPC1850 Datasheet HTML 60Page - NXP Semiconductors LPC1850 Datasheet HTML 61Page - NXP Semiconductors LPC1850 Datasheet HTML 62Page - NXP Semiconductors LPC1850 Datasheet HTML 63Page - NXP Semiconductors LPC1850 Datasheet HTML 64Page - NXP Semiconductors LPC1850 Datasheet HTML 65Page - NXP Semiconductors LPC1850 Datasheet HTML 66Page - NXP Semiconductors LPC1850 Datasheet HTML 67Page - NXP Semiconductors LPC1850 Datasheet HTML 68Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 64 / 142 page
background image
LPC1850_30_20_10
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2011. All rights reserved.
Preliminary data sheet
Rev. 2.2 — 9 September 2011
64 of 142
NXP Semiconductors
LPC1850/30/20/10
32-bit ARM Cortex-M3 microcontroller
[1]
The boot loader programs the appropriate pin function at reset to boot using either SSP0 or SPIFI.
[1]
The boot loader programs the appropriate pin function at reset to boot using either SSP0 or SPIFI.
USB1
011
1Boot from USB1.
SPI (SSP)
1
0
0
0
Boot from SPI flash connected to the SSP0
interface on P3_3, P3_6, P3_7 and P3_8[1].
USART3
1
0
0
1
Boot from device connected to USART3 using pins
P2_3 and P2_4.
Table 4.
Boot mode when OTP BOOT_SRC bits are programmed
Boot mode BOOT_SRC
bit 3
BOOT_SRC
bit 2
BOOT_SRC
bit 1
BOOT_SRC
bit 0
Description
Table 5.
Boot mode when OPT BOOT_SRC bits are zero
Boot mode
Pins
Description
P2_9
P2_8
P1_2
P1_1
USART0
LOW
LOW
LOW
LOW
Boot from device connected to USART0
using pins P2_0 and P2_1.
SPIFI
LOW
LOW
LOW
HIGH
Boot from Quad SPI flash connected to
the SPIFI interface on P3_3 to P3_8[1].
EMC 8-bit
LOW
LOW
HIGH
LOW
Boot from external static memory (such
as NOR flash) using CS0 and an 8-bit
data bus.
EMC 16-bit
LOW
LOW
HIGH
HIGH
Boot from external static memory (such
as NOR flash) using CS0 and a 16-bit
data bus.
EMC 32-bit
LOW
HIGH
LOW
LOW
Boot from external static memory (such
as NOR flash) using CS0 and a 32-bit
data bus.
USB0
LOW
HIGH
LOW
HIGH
Boot from USB0
USB1
LOW
HIGH
HIGH
LOW
Boot from USB1.
SPI (SSP)
LOW
HIGH
HIGH
HIGH
Boot from SPI flash connected to the
SSP0 interface on P3_3, P3_6, P3_7
and P3_8[1].
USART3
HIGH
LOW
LOW
LOW
Boot from device connected to USART3
using pins P2_3 and P2_4.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com