Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

STM32F405XX Datasheet(PDF) 23 Page - STMicroelectronics

Part # STM32F405XX
Description  USB OTG HS/FS, Ethernet, 17 TIMs, 3 ADCs, 15 comm. interfaces & camera
PDF  154 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STM32F405XX Datasheet(HTML) 23 Page - STMicroelectronics

Back Button STM32F405XX Datasheet HTML 19Page - STMicroelectronics STM32F405XX Datasheet HTML 20Page - STMicroelectronics STM32F405XX Datasheet HTML 21Page - STMicroelectronics STM32F405XX Datasheet HTML 22Page - STMicroelectronics STM32F405XX Datasheet HTML 23Page - STMicroelectronics STM32F405XX Datasheet HTML 24Page - STMicroelectronics STM32F405XX Datasheet HTML 25Page - STMicroelectronics STM32F405XX Datasheet HTML 26Page - STMicroelectronics STM32F405XX Datasheet HTML 27Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 23 / 154 page
background image
STM32F405xx, STM32F407xx
Description
Doc ID 022152 Rev 1
23/154
VDD minimum value is 1.8 V
(a).
There are three low-power modes:
–
MR is used in the nominal regulation mode (Run)
–
LPR is used in the Stop modes
–
Power-down is used in Standby mode: the regulator output is in high impedance:
the kernel circuitry is powered down, inducing zero consumption (but the contents
of the registers and SRAM are lost).
●
Regulator ON/internal reset OFF
The regulator ON with internal reset OFF mode is not available on LQFP64 package.
On LQFP100 and LQFP144 packages, the internal reset is controlled by setting
PDR_ON pin to VSS.
On UFBGA176 package, the internal regulator must be activated by connecting
BYPASS_REG to VSS, and PDR_ON to VSS.
On LQFP176 packages, the internal reset must be activated by connecting PDR_ON to
VSS.
The NRST pin should be controlled by an external reset controller to keep the device
under reset when VDD is below 1.8 V (see Figure 7).
Figure 7.
Regulator ON/internal reset OFF
a.
VDD/VDDA minimum value of 1.7 V is obtained when the device operates in the 0 to 70 °C
temperature range and PDR_ON is connected to VSS.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com