Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

SC401B Datasheet(PDF) 25 Page - Semtech Corporation

Part # SC401B
Description  15A Integrated FET Regulator with Programmable LDO
PDF  32 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  SEMTECH [Semtech Corporation]
Direct Link  http://www.semtech.com
Logo SEMTECH - Semtech Corporation

SC401B Datasheet(HTML) 25 Page - Semtech Corporation

Back Button SC401B Datasheet HTML 21Page - Semtech Corporation SC401B Datasheet HTML 22Page - Semtech Corporation SC401B Datasheet HTML 23Page - Semtech Corporation SC401B Datasheet HTML 24Page - Semtech Corporation SC401B Datasheet HTML 25Page - Semtech Corporation SC401B Datasheet HTML 26Page - Semtech Corporation SC401B Datasheet HTML 27Page - Semtech Corporation SC401B Datasheet HTML 28Page - Semtech Corporation SC401B Datasheet HTML 29Page - Semtech Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 25 / 32 page
background image
SC401B
25
Applications Information (continued)
Note that C
OUT is much smaller in this example, 169µF
compared to 316µF based on a worst-case load release. To
meet the two design criteria of minimum 316µF and
maximum 10.2mΩ ESR, select one capacitor of 330µF and
9mΩ ESR.
Electrolytic capacitors have parasitic inductance or equiv-
alent series inductance (ESL). This ESL increases the peak
to peak magnitude of the output voltage ripple. Therefore,
it is recommended that an additional small ceramic
capacitor be placed in parallel with C
OUT in order to filter
high frequency switching noise. As a result of the combi-
nation of the electrolytic capacitor’s ESL and the ceramic
capacitor, the output votlage ripple can take a resonant
form instead of the ideal triangle shape. If the ESL value is
high, it can cause cycle by cycle variation in the converter
switching frequency. The capacitor manufacturers usually
include the impedance vs frequency curve in their data-
sheets. For example, EEF-SX0E331ER from Panasonic or
4TPE220MF from Sanyo has typically 1.5nH at 10MHz.
Stability Considerations
Unstable operation is possible with adaptive on-time con-
trollers, and usually takes the form of double-pulsing or
ESR loop instability.
Double-pulsing occurs due to switching noise seen at the
FB input or because the FB ripple voltage is too low. This
causes the FB comparator to trigger prematurely after the
250ns minimum off-time has expired. In extreme cases
the noise can cause three or more successive on-times.
Double-pulsing will result in higher ripple voltage at the
output, but in most applications it will not affect opera-
tion. This form of instability can usually be avoided by
providing the FB pin with a smooth, clean ripple signal
that is at least 10mVp-p, which may dictate the need to
increase the ESR of the output capacitors. It is also impera-
tive to provide a proper PCB layout as discussed in the
Layout Guidelines section.
Another way to eliminate doubling-pulsing is to add a
small (~ 10pF) capacitor across the upper feedback resis-
tor, as shown in Figure 12. This capacitor should be left
unpopulated until it can be confirmed that double-pulsing
exists. Adding the C
TOP capacitor will couple more ripple
into FB to help eliminate the problem. An optional con-
nection on the PCB should be available for this capacitor.
VOUT
To FB pin
R2
R1
CTOP
Figure 12 — Capacitor Coupling to FB Pin
ESR loop instability is caused by insufficient ESR. The
details of this stability issue are discussed in the ESR
Requirements section. The best method for checking sta-
bility is to apply a zero-to-full load transient and observe
the output voltage ripple envelope for overshoot and
ringing. Ringing for more than one cycle after the initial
step is an indication that the ESR should be increased.
ESR Requirements
A minimum ESR is required for two reasons. One reason is
to generate enough output ripple voltage to provide
10mVp-p at the FB pin (after the resistor divider) to avoid
double-pulsing.
The second reason is to prevent instability due to insuffi-
cient ESR. The on-time control regulates the valley of the
output ripple voltage. This ripple voltage is the sum of the
two voltages. One is the ripple generated by the ESR, the
other is the ripple due to capacitive charging and dis-
charging during the switching cycle. For most applica-
tions the minimum ESR ripple voltage is dominated by the
output capacitors, typically SP or POSCAP devices. For
stability the ESR zero of the output capacitor should be
lower than approximately one-third the switching fre-
quency. The formula for minimum ESR is shown by the
following equation.
sw
OUT
MIN
f
C
2
3
SR
E
Using Ceramic Output Capacitors
When the system is using high ESR value capacitors, the
feedback voltage ripple lags the phase node voltage by 90
degrees. Therefore, the converter is easily stabilized.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com