Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

CDCP1803MRGETEP Datasheet(PDF) 8 Page - Texas Instruments

Part # CDCP1803MRGETEP
Description  1:3 LVPECL CLOCK BUFFER WITH PROGRAMMABLE DIVIDER
PDF  24 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI1 [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI1 - Texas Instruments

CDCP1803MRGETEP Datasheet(HTML) 8 Page - Texas Instruments

Back Button CDCP1803MRGETEP Datasheet HTML 4Page - Texas Instruments CDCP1803MRGETEP Datasheet HTML 5Page - Texas Instruments CDCP1803MRGETEP Datasheet HTML 6Page - Texas Instruments CDCP1803MRGETEP Datasheet HTML 7Page - Texas Instruments CDCP1803MRGETEP Datasheet HTML 8Page - Texas Instruments CDCP1803MRGETEP Datasheet HTML 9Page - Texas Instruments CDCP1803MRGETEP Datasheet HTML 10Page - Texas Instruments CDCP1803MRGETEP Datasheet HTML 11Page - Texas Instruments CDCP1803MRGETEP Datasheet HTML 12Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 24 page
background image
f − Frequency − GHz
0.40
0.45
0.50
0.55
0.60
0.65
0.70
0.75
0.80
0.85
0.90
0.1
0.3
0.5
0.7
0.9
1.1
1.3
1.5
TA = 25°C
Load = 50
Ω to VDD − 2 V
VDD = 3.6 V
VDD = 3.3 V
VDD = 3 V
G002
−160
−155
−150
−145
−140
−135
−130
−125
−120
−115
−110
VDD = 3.3 V
TA = 25°C
f = 622 MHz
÷1 Mode
f − Frequency Offset From Carrier − Hz
10
100
1k
100M
10k
100k
10M
1M
G001
SUPPLY CURRENT ELECTRICAL CHARACTERISTICS
CDCP1803-EP
SCAS864 – DECEMBER 2008........................................................................................................................................................................................... www.ti.com
ADDITIVE PHASE NOISE
LVPECL OUTPUT SWING
vs
vs
FREQUENCY OFFSET FROM CARRIER – LVPECL
FREQUENCY
Figure 2.
Figure 3.
over recommended operating free-air temperature range (unless otherwise noted)
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNIT
All outputs enabled and terminated with 50
Ω to
Full load
VDD – 2 V on LVPECL outputs, f = 800 MHz for LVPECL
140
outputs, VDD = 3.3 V
Supply current
IDD
Outputs enabled, no output load, f = 800 MHz for LVPECL
90
mA
No load
outputs, VDD = 3.6 V
Supply current saving per LVPECL
f = 800 MHz for LVPECL output, VDD = 3.3 V
10
output stage disabled, no load
All outputs in high-impedance state by control logic,
IDDZ
Supply current, 3-state
0.5
mA
f = 0 Hz, VDD = 3.6 V
8
Submit Documentation Feedback
Copyright © 2008, Texas Instruments Incorporated
Product Folder Link(s) :CDCP1803-EP



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com