Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

AD1885 Datasheet(PDF) 5 Page - Analog Devices

Part # AD1885
Description  AC??7 SoundMAX Codec
PDF  27 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

AD1885 Datasheet(HTML) 5 Page - Analog Devices

  AD1885 Datasheet HTML 1Page - Analog Devices AD1885 Datasheet HTML 2Page - Analog Devices AD1885 Datasheet HTML 3Page - Analog Devices AD1885 Datasheet HTML 4Page - Analog Devices AD1885 Datasheet HTML 5Page - Analog Devices AD1885 Datasheet HTML 6Page - Analog Devices AD1885 Datasheet HTML 7Page - Analog Devices AD1885 Datasheet HTML 8Page - Analog Devices AD1885 Datasheet HTML 9Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 5 / 27 page
background image
–5–
REV. 0
AD1885
TIMING PARAMETERS (GUARANTEED OVER OPERATING TEMPERATURE RANGE)
Parameter
Symbol
Min
Typ
Max
Unit
RESET Active Low Pulsewidth
tRST_LOW
1.0
µs
RESET Inactive to BIT_CLK Startup Delay
tRST2CLK
162.8
ns
SYNC Active High Pulsewidth
tSYNC_HIGH
1.3
µs
SYNC Low Pulsewidth
tSYNC_LOW
19.5
µs
SYNC Inactive to BIT_CLK Startup Delay
tSYNC2CLK
162.8
ns
BIT_CLK Frequency
12.288
MHz
BIT_CLK Period
tCLK_PERIOD
81.4
ns
BIT_CLK Output Jitter
*
750
ps
BIT_CLK High Pulsewidth
tCLK_HIGH
32.56
42
48.84
ns
BIT_CLK Low Pulsewidth
tCLK_LOW
32.56
38
48.84
ns
SYNC Frequency
48.0
kHz
SYNC Period
tSYNC_PERIOD
20.8
µs
Setup to Falling Edge of BIT_CLK
tSETUP
5
2.5
ns
Hold from Falling Edge of BIT_CLK
tHOLD
5ns
BIT_CLK Rise Time
tRISECLK
2410
ns
BIT_CLK Fall Time
tFALLCLK
2410
ns
SYNC Rise Time
tRISESYNC
2410
ns
SYNC Fall Time
tFALLSYNC
2410
ns
SDATA_IN Rise Time
tRISEDIN
2410
ns
SDATA_IN Fall Time
tFALLDIN
2410
ns
SDATA_OUT Rise Time
tRISEDOUT
2410
ns
SDATA_OUT Fall Time
tFALLDOUT
2410
ns
End of Slot 2 to BIT_CLK, SDATA_IN Low
tS2_PDOWN
010
ms
Setup to Trailing Edge of
RESET (Applies to SYNC, SDATA_OUT)
tSETUP2RST
15
ns
Rising Edge of RESET to HI-Z Delay
tOFF
25
ns
Propagation Delay
15
ns
RESET Rise Time
50
ns
Output Valid Delay from Rising Edge of BIT_CLK to SDI Valid
15
ns
NOTES
*Output jitter is directly dependent on crystal input jitter.
Specifications subject to change without notice.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com