AD73322AST datasheet(37/43 Pages) AD

37 / 43 page

AD73322

–37–

REV. B

APPENDIX A

DAC Timing Control Example

The AD73322’s DAC is loaded from the DAC register contents

just before the ADC register contents are loaded to the serial

can be advanced in time to occur earlier with respect to the

SDOFS going high. Figure 45 shows an example of the ADC

unload and DAC load sequence. At time t1 the SDOFS is raised

to indicate that a new ADC word is ready. Following the SDOFS

pulse, 16 bits of ADC data are clocked out on SDO in the sub-

sequent 16 SCLK cycles finishing at time t2 where the DSP’s

SPORT will have received the 16-bit word. The DSP may

process this information and generate a DAC word to be sent to

SCLK

SDOFS

SDO

SDIFS

DATA REGISTER

UPDATE

DAC LOAD

FROM DAC REGISTER

t4 t6

ADC WORD

SDI

DAC WORD

Figure 43. DAC Timing Control

the AD73322. Time t3 marks the beginning of the sequence of

sending the DAC word to the AD73322. This sequence ends at

time t4 where the DAC register will be updated from the 16 bits

in the AD73322’s serial register. However, the DAC will not be

updated from the DAC register until time t5, which may not be

acceptable in certain applications. In order to reduce this delay

and load the DAC at time t6, the DAC advance register can be

programmed with a suitable setting corresponding to the

required time advance (refer to Table XI for details of DAC

Timing Control settings).

AD73322AST Datasheet(PDF) 37 Page - Analog Devices