WM8737CLGEFLSLASHR datasheet(7/40 Pages) WOLFSON

7 / 40 page

Production Data

WM8737L

PD, Rev 4.4, January 2012

Test Conditions

DCVDD = 1.5V, AVDD = MVDD = 3.3V, TA = +25

oC, 1kHz -1dBFS signal, Normal Power Mode, fs = 48kHz, PGA gain = 0dB, 24-

bit audio data, unless otherwise stated.

PARAMETER

SYMBOL

TEST CONDITIONS

MIN

TYP

MAX

UNIT

Line Inputs (LINPUT1/2/3, RINPUT1/2/3) to ADC – MIC pre-amp BYPASSED

Full Scale Input Signal Level

(for ADC 0dB Input at 0dB Gain)

AVDD = 3.3V

1.0

V rms

AVDD = 1.8V

0.545

Signal to Noise Ratio

(A-weighted)

(Note 1)

SNR

AVDD = 3.3V,

Normal Power Mode

AVDD = 2.7V,

Normal Power Mode

AVDD = 1.8V,

Normal Power Mode

AVDD = 3.3V,

Low Power Mode

AVDD = 2.7V,

Low Power Mode

AVDD = 1.8V,

Low Power Mode

Dynamic Range

(A-weighted)

(Note 2)

DNR

-60dBFS,

Normal Power Mode

-60dBFS,

Low Power Mode

Total Harmonic Distortion

(Note 3)

THD

-1dB input

-84 (0.006%)

-1dB input,

AVDD=1.8V

-81 (0.009%)

ADC Channel Separation

(Note 4)

1kHz signal

105

Channel Matching

1kHz signal

0.2

Programmable Gain Amplifier (PGA)

Programmable Gain

-97

Programmable Gain Step Size

Monotonic

0.5

Gain Error (Deviation from ideal

0.5dB/step gain characteristic)

1kHz signal

-0.3

0.3

Input Resistance

0dB gain



30dB gain

1.9

Input Capacitance

16.9pF

Automatic Level Control (ALC)

Typical Record Level

-18

-3

Gain Hold Time (Note 5)

tHLD

MCLK = 12.288MHz

(Note 3)

0, 2.67, 5.33, 10.67, … , 43691

(time doubles with each step)

Gain Ramp-Up (Decay) Time

(Notes 6, 7)

tDCY

33.6, 67.2, 134.4, … , 3441

(time doubles with each step)

Gain Ramp-Down (Attack) Time

(Notes 6, 7)

tATK

8.4, 16.8, 33.6, … , 8600

(time doubles with each step)

WM8737CLGEFL/R Datasheet(PDF) 7 Page - Wolfson Microelectronics plc

WM8737CLGEFL/R Datasheet(HTML) 7 Page - Wolfson Microelectronics plc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40

Datasheet Download

Link URL