Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

LCMXO2-640ZE-2TG100C Datasheet(PDF) 15 Page - Lattice Semiconductor

Part # LCMXO2-640ZE-2TG100C
Description  MachXO2??Family Data Sheet
PDF  106 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  LATTICE [Lattice Semiconductor]
Direct Link  http://www.latticesemi.com
Logo LATTICE - Lattice Semiconductor

LCMXO2-640ZE-2TG100C Datasheet(HTML) 15 Page - Lattice Semiconductor

Back Button LCMXO2-640ZE-2TG100C Datasheet HTML 11Page - Lattice Semiconductor LCMXO2-640ZE-2TG100C Datasheet HTML 12Page - Lattice Semiconductor LCMXO2-640ZE-2TG100C Datasheet HTML 13Page - Lattice Semiconductor LCMXO2-640ZE-2TG100C Datasheet HTML 14Page - Lattice Semiconductor LCMXO2-640ZE-2TG100C Datasheet HTML 15Page - Lattice Semiconductor LCMXO2-640ZE-2TG100C Datasheet HTML 16Page - Lattice Semiconductor LCMXO2-640ZE-2TG100C Datasheet HTML 17Page - Lattice Semiconductor LCMXO2-640ZE-2TG100C Datasheet HTML 18Page - Lattice Semiconductor LCMXO2-640ZE-2TG100C Datasheet HTML 19Page - Lattice Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 15 / 106 page
background image
2-11
Architecture
MachXO2 Family Data Sheet
Figure 2-8. sysMEM Memory Primitives
Table 2-6. EBR Signal Descriptions
Port Name
Description
Active State
CLK
Clock
Rising Clock Edge
CE
Clock Enable
Active High
OCE
1
Output Clock Enable
Active High
RST
Reset
Active High
BE
1
Byte Enable
Active High
WE
Write Enable
Active High
AD
Address Bus
—
DI
Data In
—
DO
Data Out
—
CS
Chip Select
Active High
AFF
FIFO RAM Almost Full Flag
—
FF
FIFO RAM Full Flag
—
AEF
FIFO RAM Almost Empty Flag
—
EF
FIFO RAM Empty Flag
—
RPRST
FIFO RAM Read Pointer Reset
—
1. Optional signals.
2. For dual port EBR primitives a trailing ‘A’ or ‘B’ in the signal name specifies the EBR port A or port B respectively.
3. For FIFO RAM mode primitive, a trailing ‘R’ or ‘W’ in the signal name specifies the FIFO read port or write port respec-
tively.
4. For FIFO RAM mode primitive FULLI has the same function as CSW(2) and EMPTYI has the same function as CSR(2).
5. In FIFO mode, CLKW is the write port clock, CSW is the write port chip select, CLKR is the read port clock, CSR is the
read port chip select, ORE is the output read enable.
DI[17:0]
CLKW
WE
FIFO RAM
DO[17:0]
RST
FULLI
AFF
FF
AEF
EF
CLKR
RE
CSR[1:0]
ORE
RPRST
CSW[1:0]
EMPTYI
ROM
DO[17:0]
AD[12:0]
CLK
CE
RST
CS[2:0]
OCE
EBR
EBR
AD[12:0]
DI[8:0]
DO[8:0]
CLK
CE
RST
WE
CS[2:0]
OCE
Single-Port RAM
ADA[12:0]
DIA[8:0]
CLKA
CEA
RSTA
WEA
CSA[2:0]
DOA[8:0]
OCEA
ADB[12:0]
DI[8:0]
CLKB
CEB
RSTB
WEB
CSB[2:0]
DOB[8:0]
OCEB
True Dual Port RAM
ADW[8:0]
DI[17:0]
CLKW
CEW
RST
CSW[2:0]
ADR[12:0]
CLKR
CER
DO[17:0]
CSR[2:0]
OCER
BE[1:0]
Pseudo Dual Port RAM
EBR
EBR
EBR



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com