ADAU1761BCPZ-R7 datasheet(26/92 Pages) AD

26 / 92 page

ADAU1761

Rev. C | Page 26 of 92

CLOCKING AND SAMPLING RATES

MCLK

INFREQ[1:0]

SERIAL

DATA INPUT/

OUTPUT PORT

ADCs

DACs

÷ X

× (R + N/M)

R1: PLL CONTROL REGISTER

CLKSRC

R0: CLOCK

CONTROL REGISTER

CORE

CLOCK

R17: CONVERTER

SAMPLING RATE

256 ×

fS, 512 × fS,

768 ×

fS, 1024 × fS

CONVSR[2:0]

fS/0.5, 1, 1.5, 2, 3, 4, 6

R57: DSP SAMPLING

RATE SETTING

DSPSR[3:0]

fS/0.5, 1, 1.5, 2, 3, 4, 6

R64: SERIAL PORT

SAMPLING RATE

SPSR[2:0]

fS/0.5, 1, 1.5, 2, 3, 4, 6

ADC_SDATA/GPIO1

DAC_SDATA/GPIO0

LRCLK/GPIO3

BCLK/GPIO2

Figure 30. Clock Tree Diagram

CORE CLOCK

Clocks for the converters, the serial ports, and the DSP are

derived from the core clock. The core clock can be derived

directly from MCLK or it can be generated by the PLL. The

CLKSRC bit (Bit 3 in Register R0, Address 0x4000) determines

the clock source.

The INFREQ[1:0] bits should be set according to the expected

input clock rate selected by CLKSRC; this value also determines

the core clock rate and the base sampling frequency, fS.

For example, if the input to CLKSRC = 49.152 MHz (from

PLL), then

INFREQ[1:0] = 1024 × fS

fS = 49.152 MHz/1024 = 48 kHz

The PLL output clock rate is always 1024 × fS, and the clock

control register automatically sets the INFREQ[1:0] bits to

1024 × fS when using the PLL. When using a direct clock, the

INFREQ[1:0] frequency should be set according to the MCLK

pin clock rate and the desired base sampling frequency.

To utilize the maximum amount of DSP instructions, the core

clock should run at a rate of 1024 × fS.

Table 12. Clock Control Register (Register R0, Address 0x4000)

Bits

Bit Name

Settings

CLKSRC

0: Direct from MCLK pin (default)

1: PLL clock

[2:1]

INFREQ[1:0]

00: 256 × fS (default)

01: 512 × fS

10: 768 × fS

11: 1024 × fS

COREN

0: Core clock disabled (default)

1: Core clock enabled

ADAU1761BCPZ-R7 Datasheet(PDF) 26 Page - Analog Devices

ADAU1761BCPZ-R7 Datasheet(HTML) 26 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92

Datasheet Download

Link URL