Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

EP3SE110 Datasheet(PDF) 25 Page - Altera Corporation

Part # EP3SE110
Description  Stratix III Device Handbook
PDF  341 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ALTERA [Altera Corporation]
Direct Link  http://www.altera.com
Logo ALTERA - Altera Corporation

EP3SE110 Datasheet(HTML) 25 Page - Altera Corporation

Back Button EP3SE110 Datasheet HTML 21Page - Altera Corporation EP3SE110 Datasheet HTML 22Page - Altera Corporation EP3SE110 Datasheet HTML 23Page - Altera Corporation EP3SE110 Datasheet HTML 24Page - Altera Corporation EP3SE110 Datasheet HTML 25Page - Altera Corporation EP3SE110 Datasheet HTML 26Page - Altera Corporation EP3SE110 Datasheet HTML 27Page - Altera Corporation EP3SE110 Datasheet HTML 28Page - Altera Corporation EP3SE110 Datasheet HTML 29Page - Altera Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 25 / 341 page
background image
f
CLBW
PLL closed-loop low bandwidth
—
0.3
—
—
0.3
—
—
0.3
—
—
0.3
—
—
0.3
—
MHz
PLL closed-loop medium
bandwidth
—
1.5
—
—
1.5
—
—
1.5
—
—
1.5
—
—
1.5
—
MHz
PLL closed-loop high bandwidth
(6)
—4
—
—
4
—
—4
—
—
4
—
—
4
—MHz
t
PLL_PSERR
Accuracy of PLL phase shift
—
—
±50
—
—
±50
—
—
±50
—
—
±50
—
—
±50
ps
t
ARESET
Minimum pulse width on areset
signal
10
——
10
—
—
10
—
—10
—
—10
—
—
ns
t
INCCJ (3), (4)
Input clock cycle to cycle jitter
(F
REF  100 MHz)
—
—
0.15
—
—
0.15
—
—
0.15
—
—
0.15
—
—
0.1
UI (p-p)
Input clock cycle to cycle jitter
(F
REF < 100 MHz)
—
—
±750
—
—
±750
—
—
±750
—
—
±750
—
—
±500 ps (p-p)
t
OUTPJ_DC (5)
Period Jitter for dedicated clock
output (F
OUT 100 MHz)
—
—
175
—
—
175
—
—
175
—
—
175
—
—
225
ps (p-p)
Period Jitter for dedicated clock
output (F
OUT < 100 MHz)
—
—
17.5
—
—
17.5
—
—
17.5
—
—
17.5
—
—
22.5
mUI
(p-p)
t
OUTCCJ_DC (5)
Cycle to Cycle Jitter for dedicated
clock output
(F
OUT 100 MHz)
—
—
175
—
—
175
—
—
175
—
—
175
—
—
225
ps (p-p)
Cycle to Cycle Jitter for dedicated
clock output
(F
OUT < 100 MHz)
—
—
17.5
—
—
17.5
—
—
17.5
—
—
17.5
—
—
22.5
mUI
(p-p)
t
OUTPJ_IO (5), (8)
Period Jitter for clock output on
regular IO (F
OUT  100 MHz)
—
—
600
—
—
600
—
—
600
—
—
600
—
—
750
ps (p-p)
Period Jitter for clock output on
regular IO (F
OUT < 100 MHz)
—
—
60
——
60
——
60
—
—
60
—
—75
mUI
(p-p)
Table 1–20. PLL Specifications for Stratix III Devices (Part 2 of 3)
Symbol
Parameter
C2
C3, I3
C4, I4
C4L, I4L
Unit
V
CCL = 1.1 V
V
CCL = 1.1 V
V
CCL = 1.1 V
V
CCL = 1.1 V
V
CCL = 0.9 V
Min
Typ
Max
Min
Typ
Max
Min
Typ
Max
Min
Typ
Max
Min
Typ
Max



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com