DSPIC33FJ32GP302THSLASHSP datasheet(258/403 Pages) MICROCHIP

258 / 403 page

dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, AND dsPIC33FJ128GPX02/X04

DS70292D-page 258

Preliminary

 2009 Microchip Technology Inc.

bit 3

SIMSAM: Simultaneous Sample Select bit (only applicable when CHPS<1:0> = 01 or 1x)

When AD12B = 1, SIMSAM is: U-0, Unimplemented, Read as ‘0’

= Samples CH0, CH1, CH2, CH3 simultaneously (when CHPS<1:0> = 1x); or

Samples CH0 and CH1 simultaneously (when CHPS<1:0> = 01)

= Samples multiple channels individually in sequence

bit 2

ASAM: ADC Sample Auto-Start bit

= Sampling begins immediately after last conversion. SAMP bit is auto-set

= Sampling begins when SAMP bit is set

bit 1

SAMP: ADC Sample Enable bit

= ADC sample/hold amplifiers are sampling

= ADC sample/hold amplifiers are holding

If ASAM = 0, software can write ‘1’ to begin sampling. Automatically set by hardware if ASAM = 1.

If SSRC = 000, software can write ‘0’ to end sampling and start conversion. If SSRC

000,

automatically cleared by hardware to end sampling and start conversion.

bit 0

DONE: ADC Conversion Status bit

= ADC conversion cycle is completed.

= ADC conversion not started or in progress

Automatically set by hardware when ADC conversion is complete. Software can write ‘0’ to clear

DONE status (software not allowed to write ‘1’). Clearing this bit does NOT affect any operation in

progress. Automatically cleared by hardware at start of a new conversion.

AD1CON1: ADC1 CONTROL REGISTER 1 (CONTINUED)

DSPIC33FJ32GP302TH/SP Datasheet(PDF) 258 Page - Microchip Technology