Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

AD5764CSUZ Datasheet(PDF) 11 Page - Analog Devices

Part # AD5764CSUZ
Description  Complete Quad, 16-Bit, High Accuracy
PDF  28 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

AD5764CSUZ Datasheet(HTML) 11 Page - Analog Devices

Back Button AD5764CSUZ Datasheet HTML 7Page - Analog Devices AD5764CSUZ Datasheet HTML 8Page - Analog Devices AD5764CSUZ Datasheet HTML 9Page - Analog Devices AD5764CSUZ Datasheet HTML 10Page - Analog Devices AD5764CSUZ Datasheet HTML 11Page - Analog Devices AD5764CSUZ Datasheet HTML 12Page - Analog Devices AD5764CSUZ Datasheet HTML 13Page - Analog Devices AD5764CSUZ Datasheet HTML 14Page - Analog Devices AD5764CSUZ Datasheet HTML 15Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 11 / 28 page
background image
Data Sheet
AD5764
Rev. F | Page 11 of 28
Pin No.
Mnemonic
Description
21
AGNDB
Ground Reference Pin for DAC B Output Amplifier.
22
VOUTB
Analog Output Voltage of DAC B. Buffered output with a nominal full-scale output range of ±10 V.
The output amplifier is capable of directly driving a 10 kΩ, 200 pF load.
23
VOUTA
ale output range of ±10 V.
Analog Output Voltage of DAC A. Buffered output with a nominal full-sc
The output amplifier is capable of directly driving a 10 kΩ, 200 pF load.
24
AGNDA
Ground Reference Pin for DAC A Output Amplifier.
25
REFAB
External Reference Voltage Input for Channel A and Channel B. Reference input range is 1 V to 7 V;
programs the full-scale output voltage. VREFIN = 5 V for specified performance.
26
REFCD
t range is 1 V to 7 V;
External Reference Voltage Input for Channel C and Channel D. Reference inpu
programs the full-scale output voltage. VREFIN = 5 V for specified performance.
27, 29
NC
No Connect.
28
REFGND
eturn for the Reference Generator and Buffers.
Reference Ground R
32
BIN/2sCOMP
DVCC or DGND. When hardwired to
Determines the DAC Coding. This pin should be hardwired to either
DVCC, input coding is offset binary. When hardwired to DGND, input coding is twos complement
(see Table 7 and Table 8).



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com