TNETX15AEPGE datasheet(27/79 Pages) TI1

27 / 79 page

TNETX15AE

ADDRESS-LOOKUP DEVICE

SPWS041A – AUGUST 1997 – REVISED OCTOBER 1997

POST OFFICE BOX 655303

• DALLAS, TEXAS 75265

interrupt register, int at 0x28–0x29 (DIO)

The int register is used with the intmask register to provide interrupts to the attached CPU. When the

TNETX15AE EINT terminal is 1, this register gives the reason for the interrupt. Specific interrupts can be

masked out by setting the appropriate bit in the intmask register. This register is read only, with the exception

of the int bit. All bits in a byte are automatically cleared when the byte is read, even if more then one was set.

BYTE 1

BYTE 0

BIT

NEW

NEWM

CHNG

CHNGM

SECVIO

SECVIOM

AGE

AGEM

INT

Reserved

STAT

FULL

Initial values after reset

BIT

NAME

FUNCTION

NEW

New-node interrupt. NEW indicates that a new node has been added to the lookup table. The node address is given

in the newnode register and the node’s port is given in the newport register.

NEWM

Missed-new-node interrupt indication. NEWM indicates that a new node interrupt was given, but the information

previously placed in the newnode registers has not been read by the host CPU.

CHNG

Node-port change interrupt. CHNG indicates that there has been a change in port assignment for a node that exists in

the lookup table. The node address is given in the newnode register and the node’s new port is given in the newport

CHNGM

Missed-node-port change interrupt indication. CHNGM indicates that a node-port change interrupt was issued, but the

information previously placed in the newnode registers has not been read by the host CPU.

SECVIO

Security-violation interrupt. SECVIO indicates that a node (which has been secured) has attempted to move port

assignments. The node address is given in the newnode registers. The location where the node attempted to move is

contained in the newport register.

SECVIOM

Missed-security-violation interrupt indication. SECVIOM indicates that a node-port change interrupt was issued, but the

information previously placed in the newnode registers has not been read by the host CPU.

AGE

Age-out interrupt. AGE indicates that a node has been aged-out (deleted from the lookup table). The node address is

issued in the agednode register. The node’s assigned port is given in the agedport register.

AGEM

Missed-age-out interrupt indication. AGEM indicates that an age-out interrupt was issued, but the information previously

placed in the agednode registers has not been read by the host CPU.

INT

Test interrupt request. Asserting INT gives a test interrupt to the attached CPU.

6–2

Reserved

Writes to this location are ignored and read as 0.

STAT

Statistics overflow interrupt. STAT indicates that a counter in the statistics is one-half full (most-significant bit in the

counter is a 1). This is an indication to the CPU to read the statistic counters (thereby clearing them).

FULL

SRAM full interrupt. FULL indicates that a condition existed (or exists) that will prevent the addition of another address

to the TNETX15AE address-lookup table. During the next ADD, space for either a pointer table (32 word) or a station

descriptor (four bytes) will not be available.

If NAUTO (bit 10, control 0x9) is set, the host is responsible for adding addresses. The host-initiated ADD operation did

not complete, and the FULL interrupt was asserted. The host must delete addresses until the ADD completes.

If NAUTO is not set, the internal state machines have deleted the necessary oldest addresses until the ADD operation

completes, even if the ADD was initiated by the host. In this case, the interrupt indicates that the table is operating near

peak capacity.

TNETX15AEPGE Datasheet(PDF) 27 Page - Texas Instruments

TNETX15AEPGE Datasheet(HTML) 27 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79

Datasheet Download

Link URL