AD9549APCBZ datasheet(61/76 Pages) AD

61 / 76 page

AD9549

Rev. D | Page 61 of 76

FREE-RUN (SINGLE-TONE) MODE (REGISTER 0x01A0 TO REGISTER 0x01AD)

Table 60.

Bit

Bit Name

Description

[7:0]

FTW0

FTW (frequency tuning word) for DDS when the loop is not closed (see Register 0x0100, Bit 0). Also used as

the initial frequency estimate when the estimator is disabled (see Register 0x0100, Bit 4) Note that the

power-up default is defined by the startup of Pin S1 to Pin S4 (see the Default DDS Output Frequency on

Power-Up section). Updates to the FTW results in an instantaneous frequency jump but no phase discontinuity.

Table 61.

Bit

Bit Name

Description

[15:8]

FTW0

FTW (frequency tuning word) for DDS when the loop is not closed (see Register 0x0100, Bit 0). Also used as

the initial frequency estimate when the estimator is disabled (see Register 0x0100, Bit 4) Note that the

power-up default is defined by the startup of Pin S1 to Pin S4 (see the Default DDS Output Frequency on

Power-Up section). Updates to the FTW results in an instantaneous frequency jump but no phase discontinuity.

Table 62.

Bit

Bit Name

Description

[23:16]

FTW0

FTW (frequency tuning word) for DDS when the loop is not closed (see Register 0x0100, Bit 0). Also used as

the initial frequency estimate when the estimator is disabled (see Register 0x0100, Bit 4) Note that the

power-up default is defined by the startup of Pin S1 to Pin S4 (see the Default DDS Output Frequency on

Power-Up section). Updates to the FTW results in an instantaneous frequency jump but no phase discontinuity.

Table 63.

Bit

Bit Name

Description

[31:24]

FTW0

FTW (frequency tuning word) for DDS when the loop is not closed (see Register 0x0100, Bit 0). Also used as

the initial frequency estimate when the estimator is disabled (see Register 0x0100, Bit 4) Note that the

power-up default is defined by the startup of Pin S1 to Pin S4 (see the Default DDS Output Frequency on

Power-Up section). Updates to the FTW results in an instantaneous frequency jump but no phase discontinuity.

Table 64.

Bit

Bit Name

Description

[39:32]

FTW0

FTW (frequency tuning word) for DDS when the loop is not closed (see Register 0x0100, Bit 0). Also used as

the initial frequency estimate when the estimator is disabled (see Register 0x0100, Bit 4) Note that the

power-up default is defined by the startup of Pin S1 to Pin S4 (see the Default DDS Output Frequency on

Power-Up section). Updates to the FTW results in an instantaneous frequency jump but no phase discontinuity.

Table 65.

Bit

Bit Name

Description

[47:40]

FTW0

FTW (frequency tuning word) for DDS when the loop is not closed (see Register 0x0100, Bit 0). Also used as

the initial frequency estimate when the estimator is disabled (see Register 0x0100, Bit 4) Note that the

power-up default is defined by the startup of Pin S1 to Pin S4 (see the Default DDS Output Frequency on

Power-Up section). Updates to the FTW results in an instantaneous frequency jump but no phase discontinuity.

AD9549APCBZ Datasheet(PDF) 61 Page - Analog Devices

AD9549APCBZ Datasheet(HTML) 61 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76

Datasheet Download

Link URL