Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

AD7631BSTZ Datasheet(PDF) 26 Page - Analog Devices

Part # AD7631BSTZ
Description  18-Bit, 250 kSPS, Differential Programmable Input PulSAR짰 ADC
PDF  32 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

AD7631BSTZ Datasheet(HTML) 26 Page - Analog Devices

Back Button AD7631BSTZ Datasheet HTML 22Page - Analog Devices AD7631BSTZ Datasheet HTML 23Page - Analog Devices AD7631BSTZ Datasheet HTML 24Page - Analog Devices AD7631BSTZ Datasheet HTML 25Page - Analog Devices AD7631BSTZ Datasheet HTML 26Page - Analog Devices AD7631BSTZ Datasheet HTML 27Page - Analog Devices AD7631BSTZ Datasheet HTML 28Page - Analog Devices AD7631BSTZ Datasheet HTML 29Page - Analog Devices AD7631BSTZ Datasheet HTML 30Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 26 / 32 page
background image
AD7631
Rev. A | Page 26 of 32
EXT/INT = 0
RDC/SDIN = 1
INVSCLK = INVSYNC = 0
D17
D16
D2
D1
D0
X
12
3
16
17
18
BUSY
SYNC
SDCLK
SDOUT
CNVST
CS, RD
t23
t18
t15
t14
t17
t3
t22
t16
t1
t25
t26
t24
t27
t19
t20 t21
MODE[1:0] = 3
Figure 41. Master Serial Data Timing for Reading (Read Previous Conversion During Convert)
BUSY
SYNC
SDCLK
SDOUT
12
3
16
17
18
D17
D16
D2
D1
D0
X
RDC/SDIN = 0
INVSCLK = INVSYNC = 0
CNVST
CS, RD
EXT/INT = 0
t23
t22
t16
t15
t14
t29
t19
t21
t20
t18
t28
t30
t24
t25
t26
t27
t3
MODE[1:0] = 3
Figure 42. Master Serial Data Timing for Reading (Read After Convert)
SLAVE SERIAL INTERFACE
The pins multiplexed on D[13:6] used for slave serial
interface are: EXT/INT, INVSCLK, SDIN, SDOUT, SDCLK,
and RDERROR.
External Clock (MODE[1:0] = 3, EXT/INT = High)
Setting the EXT/INT = high allows the AD7631 to accept an
externally supplied serial data clock on the SDCLK pin. In this
mode, several methods can be used to read the data. The external
serial clock is gated by CS. When CS and RD are both low, the
data can be read after each conversion or during the following
conversion. A clock can be either normally high or normally
low when inactive. For detailed timing diagrams, see
and
.
Figure 44
Figure 45
While the AD7631 is performing a bit decision, it is important
that voltage transients be avoided on digital input/output pins,
or degradation of the conversion result may occur. This is
particularly important during the last 550 ns of the conversion
phase because the AD7631 provides error correction circuitry
that can correct for an improper bit decision made during
the first part of the conversion phase. For this reason, it is
recommended that any external clock provided is a
discontinuous clock that transitions only when BUSY is low,
or, more importantly, that it does not transition during the
last 450 ns of BUSY high.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com