Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

R5F110ME Datasheet(PDF) 43 Page - Renesas Technology Corp

Part # R5F110ME
Description  RENESAS MCU
PDF  153 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

R5F110ME Datasheet(HTML) 43 Page - Renesas Technology Corp

Back Button R5F110ME Datasheet HTML 39Page - Renesas Technology Corp R5F110ME Datasheet HTML 40Page - Renesas Technology Corp R5F110ME Datasheet HTML 41Page - Renesas Technology Corp R5F110ME Datasheet HTML 42Page - Renesas Technology Corp R5F110ME Datasheet HTML 43Page - Renesas Technology Corp R5F110ME Datasheet HTML 44Page - Renesas Technology Corp R5F110ME Datasheet HTML 45Page - Renesas Technology Corp R5F110ME Datasheet HTML 46Page - Renesas Technology Corp R5F110ME Datasheet HTML 47Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 43 / 153 page
background image
RL78/L1C
2. ELECTRICAL SPECIFICATIONS (A: TA = -40 to +85 °C)
R01DS0192EJ0200 Rev. 2.00
Page 43 of 149
Feb 21, 2014
2.5
Peripheral Functions Characteristics
AC Timing Test Points
2.5.1
Serial array unit
Note 1.
Transfer rate in the SNOOZE mode is 4800 bps only.
Note 2.
The following conditions are required for low voltage interface.
2.4 V
 VDD < 2.7 V: MAX. 2.6 Mbps
1.8 V
 VDD < 2.4 V: MAX. 1.3 Mbps
1.6 V
 VDD < 1.8 V: MAX. 0.6 Mbps
Note 3.
The maximum operating frequencies of the CPU/peripheral hardware clock (fCLK) are:
HS (high-speed main) mode:
24 MHz (2.7 V
 VDD  3.6 V)
16 MHz (2.4 V
 VDD  3.6 V)
LS (low-speed main) mode:
8 MHz (1.8 V
 VDD  3.6 V)
LV (low-voltage main) mode:
4 MHz (1.6 V
 VDD  3.6 V)
Caution
Select the normal input buffer for the RxDq pin and the normal output mode for the TxDq pin by using port input
mode register g (PIMg) and port output mode register g (POMg).
(1)
During communication at same potential (UART mode)
(TA = -40 to +85 °C, 1.6 V VDD 3.6 V, VSS = 0 V)
Parameter
Symbol
Conditions
HS (high-speed main)
Mode
LS (low-speed main)
Mode
LV (low-voltage main)
Mode
Unit
MIN.
MAX.
MIN.
MAX.
MIN.
MAX.
Transfer
rate Note 1
2.7 V
 VDD  3.6 V
fMCK/6 Note 2
fMCK/6
fMCK/6
bps
Theoretical value of the
maximum transfer rate
fMCK = fCLK Note 3
4.0
1.3
0.6
Mbps
2.4 V
 VDD  3.6 V
fMCK/6 Note 2
fMCK/6
fMCK/6
bps
Theoretical value of the
maximum transfer rate
fMCK = fCLK Note 3
2.6
1.3
0.6
Mbps
1.8 V
 VDD  3.6 V
—
fMCK/6 Note 2
fMCK/6
bps
Theoretical value of the
maximum transfer rate
fMCK = fCLK Note 3
—
1.3
0.6
Mbps
1.6 V
 VDD  3.6 V
—
—
fMCK/6
bps
Theoretical value of the
maximum transfer rate
fMCK = fCLK Note 3
—
—
0.6
Mbps
VIH/VOH
VIL/VOL
VIH/VOH
Test points
VIL/VOL



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com