| Electronic Components Datasheet Search |
|
CS4220 Datasheet(PDF) 9 Page - Cirrus Logic |
|
|
|||||||||||||||||||||||||||||
CS4220 Datasheet(HTML) 9 Page - Cirrus Logic |
|
9 / 32 page ![]() CS4220 CS4221 DS284PP3 9 SWITCHING CHARACTERISTICS - CONTROL PORT - I2C MODE (CS4221) (TA = 25° C; VA, VD = 4.75 V - 5.25 V; Inputs: Logic 0 = DGND, Logic 1 = VD; CL = 30 pF) Notes: 15. Not tested but guaranteed by design. 16. Data must be held for sufficient time to bridge the 300 ns transition time of SCL. Parameter Symbol Min Max Unit I2C® Mode (SPI/I2C = 1) SCL Clock Frequency fscl -100 kHz RST rising edge to Start (Note 15) tirs 50 - µs Bus Free Time between transmissions tbuf 4.7 - µs Start Condition Hold Time (prior to first clock pulse) thdst 4.0 - µs Clock Low Time tlow 4.7 - µs Clock High Time thigh 4.0 - µs Setup time for repeated Start Condition tsust 4.7 - µs SDA hold time for SCL falling (Note 16) thdd 0- µs SDA setup time to SCL rising tsud 250 - ns Rise time of SCL trc -25 ns Fall time of SCL tfc -25 ns Rise time of SDA trd -1 µs Fall time of SDA tfd -300 ns Setup time for Stop Condition tsusp 4.7 - µs t buf t hdst t hdst t low t rc t fc t hdd t high t sud t sust t susp Stop Start Start Stop Repeated SDA SCL t irs RST t rd t fd Figure 3. I2C Control Port Timing |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |