Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

AS3911B Datasheet(PDF) 46 Page - ams AG

Part # AS3911B
Description  NFC Initiator / HF Reader IC
PDF  155 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AMSCO [ams AG]
Direct Link  http://www.ams.com
Logo AMSCO - ams AG

AS3911B Datasheet(HTML) 46 Page - ams AG

Back Button AS3911B Datasheet HTML 42Page - ams AG AS3911B Datasheet HTML 43Page - ams AG AS3911B Datasheet HTML 44Page - ams AG AS3911B Datasheet HTML 45Page - ams AG AS3911B Datasheet HTML 46Page - ams AG AS3911B Datasheet HTML 47Page - ams AG AS3911B Datasheet HTML 48Page - ams AG AS3911B Datasheet HTML 49Page - ams AG AS3911B Datasheet HTML 50Page - ams AG Next Button
Zoom Inzoom in Zoom Outzoom out
 46 / 155 page
background image
AS3911B – 46
ams Datasheet: 2014-Jun-12 [v1-08]
A p pl i c at io n I n f o r m at i o n
Figure 33:
SPI Read Timing
Interrupt Interface
There are three interrupt registers implemented in the AS3911B
(Main Interrupt Register and auxiliary Timer and NFC Interrupt
Register and Error and Wake-up Interrupt Register). Main
Interrupt Register contains information about six interrupt
sources, while two bits reference to interrupt sources detailed
in Timer and NFC Interrupt Register and Error and Wake-up
Interrupt Register.
When an interrupt condition is met the source of interrupt bit
is set in the Main Interrupt Register and the IRQ pin transitions
to high.
The microcontroller then reads the Main Interrupt Register to
distinguish between different interrupt sources. The interrupt
registers 0x17, 0x18 and 0x19 are to be read in one attempt.
After a particular Interrupt Register is read, its content is reset
to 0. Exceptions to this rule are the bits pointing to auxiliary
registers. These bits are only cleared when corresponding
auxiliary register is read. IRQ pin transitions to low after the
interrupt bit(s) which caused its transition to high has been
read. Please note that there may be more than one interrupt
bits set in case the microcontroller did not immediately read
the interrupt registers after the IRQ signal was set and another
event causing interrupt occurred. In that case the IRQ pin
transitions to low after the last bit which caused interrupt is
read.
In case an interrupt from a certain source is not required it can
be disabled by setting corresponding bit in the Mask Interrupt
registers. In case of masking a certain interrupt source the
interrupt is not produced, but the source of interrupt bit is still
set in interrupt registers.
...
...
...
DA T A I
...
DA T A O
DA T A O
tDO D
tDO H Z
/S S
MO S I
MIS O
SC L K



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com