3-24

FIGURE 26. REQUEST/GRANT SEQUENCE TIMING (MAXIMUM MODE ONLY)

NOTE: The coprocessor may not drive the busses outside the region shown without risking contention.

FIGURE 27. HOLD/HOLD ACKNOWLEDGE TIMING (MINIMUM MODE ONLY)

NOTE: Setup requirements for asynchronous signals only to guarantee recognition at next CLK.

FIGURE 28. ASYNCHRONOUS SIGNAL RECOGNITION

NOTE: Setup requirements for asynchronous signals only to guar-

antee recognition at next CLK.

FIGURE 29. BUS LOCK SIGNAL TIMING (MAXIMUM MODE

ONLY)

CLK

TCLGH

RQ/GT

PREVIOUS GRANT

AD7-AD0

RD, LOCK

A19/S6-A16/S3

S2, S1, S0

TCLCL

ANY

CLK

CYCLE

> 0-CLK

CYCLES

PULSE 2

80C88

TGVCH (14)

TCHGX (15)

TCLGH (44)

PULSE 1

COPROCESSOR

RQ

TCLAZ (25)

80C88 GT

PULSE 3

COPROCESSOR

RELEASE

(SEE NOTE)

TCHSZ (26)

(1)

TCLGL

(43)

COPROCESSOR

TCHSV (21)

(44)

CLK

HOLD

HLDA

A15-A8

A19/S6-A16/S3

RD, WR, I/O/M, DT/R, DEN, SSO

80C88

THVCH (13)

TCLHAV (36)

≥ 1CLK

1 OR 2

CYCLES

TCLAZ (19)

COPROCESSOR

80C88

TCLHAV (36)

CYCLE

TCHSZ (20)

THVCH (13)

TCHSV (21)

(SEE NOTE)

AD7-AD0

NMI

INTR

TEST

CLK

SIGNAL

TINVCH (SEE NOTE)

(13)

ANY CLK CYCLE

CLK

LOCK

TCLAV

ANY CLK CYCLE

(23)

TCLAV

(23)

80C88